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Abstract
Wide spread IP reuse in SoC Designs has enabled meteoric development of derivative designs.
Several hardware block IPs are integrated together to reduce production costs, time-to-fab/time-
to-market and achieve higher levels of productivity. These block IPs must be verified indepen-
dently before shipping to ensure proper working and conformance to protocols that they are
implementing. But, since the application of these IPs will vary from SoC to SoC, the verification
environment must consider the important features and functions that are critical for that applica-
tion. This may mean, revamping the entire testbench to verify the application critical features.
Verification takes a major chunk of the total time of the manufacturing cycle. Thus, Verification
IPs are created that can be re-used by making minor modifications to the existing test bench.
In this project, an Open Cores IP – “SD/MMC Card Controller” (written in Verilog) is re-used
by adding an interrupt line and card-detect feature and is verified using Universal Verification
Methodology (UVM). The SD/MMC Card Controller has Wishbone as the Host Controller and
SPI Master as the Core Controller. The test environment is layered and can be reused. This
means, if this IP is re-designed to be controlled by another Host Controller (AXI for example),
the verification environment can be re-used by inserting the BFM of that host controller. This
paper discusses SD/MMC, Wishbone bus and SPI protocols, along with SD/MMC Controller
and UVM based test-bench architecture.
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Chapter 1
Introduction
System-on-Chip (SoC) is a platform integrated with multiple hardware blocks and one or more
processors. The existence of a processor distinguishes an SoC from an Application Specific In-
tegrated Circuit (ASIC)[2][3]. Modern SoCs are extremely advanced thanks to massive reuse
of hardware IPs for high level integration and product development[4][5]. A typical SoC inte-
grates one or more microcontrollers, microprocessors or a DSP cores[6]. Advanced hardware
modules/peripherals like co-processors, GPUs, memory blocks, timing blocks like phase-locked
loops, power management blocks and various industry standard interfaces like USB, UART, SPI,
Ethernet, etc. are also connected as peripherals[7][8]. These interfaces are commonly used to
enable communication between the microprocessor and an external peripheral like SD cards and
sensors[9]. All these blocks are connected using a System Bus such as Wishbone and ARM’s
AMBA bus[9][10]. A SoC is developed with the intention of achieving end-user’s require-
ments through controlled operation and collaboration of all these blocks[10]. One such block
is the SD/MMC Card Controller that enables communication between the SoC processor and an
SD/MMC card via System Bus[11][12]. The IP used in this project is Open Cores “SD/MMC
Controller IP”. This IP has an SPI Master based core controller. It supports SPI Bus Accesses
2and SD/MMC memory card accesses. The features include:
1. SD/MMC card initialization, block read and block write support
2. 512 byte Rx and Tx FIFOs.
3. 8-bit Wishbone Slave Interface
4. Configurable SPI Core Logic clock (via Wishbone Bus Interface)
5. Data transfer rates upto 24Mbps.
Two additions, namely – interrupt line and card detect, are made to the existing Core IP.
The verification of this IP is done by the vendor (Open Cores) in Verilog using Directed
testbench[13]. The testbench performs a card initialization and a single read and write to the
SD/MMC Card[14]. This test is not enough to assure complete functional correctness of the De-
vice Under Test (DUT; here – SD/MMC Card Controller). Hence, a layered testbench is written
in SystemVerilog using Universal Verification Methodology. Verifying the IP for all the possi-
ble input cases is extremely time consuming[15]. But, UVM allowed driving the DUT using
a Constrained Random Stimulus, which not only helps in achieving higher functional cover-
age, but also checked for corner cases that might be evident to the verification engineer. Con-
strained Random Stimulus helped in reducing simulation time by making sure only valid cases
are checked[16]. Invalid cases are ignored. But, it is advisable to manually insert stimulus to
check for invalid cases to understand system’s behavior. Assertions (both immediate and con-
current) were inserted to manually do property-checking. This SystemVerilog/UVM based test
bench is portable and highly reusable. The system bus used for communication is wishbone. If
the customer reuses this IP with another bus like ARM’s AMBA, this test bench can be modified
by replacing the Wishbone’s BFM with AMBA’s BFM. UVM library used along with System
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Verilog automated and reduced the effort for creating sequences for stimulus generation, and
data manipulation using features like packing, copy, etc.
This test bench was implemented to test various scenarios like card initialization, block read,
block write, card detect, card error, interrupt generation and handling. The test bench architecture
is described in chapter XYZ.
1.1 Research Goals
This project dealt with creation of a complex re-usable verification environment to validate
SD/MMC protocol. The intended outcomes were:
• Fully understand SD/MMC protocol
• Understand and modify the SD/MMC controller architecture to add additional features
• Develop a test plan to verify the functional correctness of the IP
• Develop a verification environment based on the test plan using SystemVerilog Constructs
(with UVM libraries), Constrained Random Stimulus, Assertions, and Coverage.
1.2 Contributions
The major contributions to the project are as below:
1. A test plan is developed to verify the core IP. Includes description of the test environment,
stimulus generation, cases to be covered, property checking, etc.
2. A layered testbench is created in UVM.
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3. Once the test environment is setup, the DUT is driven using the stimulus generated with
the help of Wishbone’s BFM and the data written to the SD card is collected using an SD
card model. The data is compared to ensure conformance to SD card protocol. A block of
data is written to the SD card and the same block is read by the controlling core to ensure
successful transmission of data.
4. The results of these tests are gathered in a log file.
1.3 Organization
The structure of the graduate paper is as follows:
• Chapter 2: This chapter deals with the background, operation, design and commands asso-
ciated with SD/MMC card and the SD/MMC controller IP. It also discusses the protocols
to initialize, write a block of data and read a block of data from the SD card.
• Chapter 3: This chapter describes the Design Under Test. The vendor of this IP has made
changes to the protocols described in chapter 2 to suit his needs and applications. It also
describes the design changes done to the DUT by the author of this paper.
• Chapter 4: This chapter deals with verification methodology used (UVM), the test plan to
verify this DUT and the verification environment architecture.
• Chapter 5: This chapter consists of results and discussions.
• Chapter 6: The conclusion, difficulties encountered and future feature additions to the test
environment are briefly discussed in this chapter.
Chapter 2
Bibliographical Research
The main idea of this thesis is to introduce a verification environment in UVM for an SoC module
or IP which showcases the advantages, disadvantages and features of the environment. Because,
verification takes majority of the time in the entire SoC/ASIC design process (time-to-fab), it is
important to understand the basic need for verification, methodologies involved in verification,
resources available to the industries and their preferred techniques to implement the environment.
A typical verification environment these days is written in SystemVerilog. Learning Sys-
temVerilog can be daunting if the engineer does not have a background in OOP (Object Oriented
Programming). [17] is a book that was used to learn the basics of SystemVerilog, how to imple-
ment a testbench in SystemVerilog, and how to add a variety of SystemVerilog features available
to the engineer. This book brushes up on language syntax, object oriented programming basics,
and ways to create a basic layered verification environment.
The latest trends in semiconductor industry for verification involves the use of Universal
Verification Methodology (UVM) libraries along with SystemVerilog. The specification (UVM
description) is given by [18]. It is a user manual created by Accelera to aid and assist in the use
of UVM. It describes all the aspects of UVM that are needed to create a successful testbench.
6[19] was incredibly helpful throughout this project. This book describes in detail all the aspects
related to UVM. Taking an example of a simple ALU, this book walks the user through the
development of a UVM based test environment - starting from a simple driver -dut - tester and
then adding tons of additional features each step of the way. The test environment used in this
book was helpful in creating a basic skeleton for the testbench used in this project.
The DUT used in the project is a module in a large SoC. The DUT used is a SD/MMC Card
Controller IP that was a part of an FPGA Core. General observation of this SoC introduced the
author to the concept of reusable IP in SoCs. [20], and [21]shed light on this area. Increase in
complicated standards and protocols have resulted in complex architectures of SoCs. This affects
the time-to-market of these semiconductor products. Resultant need of rapid development of
SoCs introduced IP reuse in SoC Design. An SoC architecture consists of proprietary modules
like a bus IP (Wishbone and ARM AMBA), processor/core IP, various interfaces, controller IPs,
etc. Assembling these modules to achieve the functionality desired is easier because these IPs
are thoroughly verified, and they just have to be instantiated in the SoC.
Verification of these individual modules is done using industry standard UVM. A typical
SoC may consist of over 20-25 blocks communicating with eachother. Hence, even though the
IP is thoroughly verified, there comes a need to verify the IP modified to suit the requirements
of SoC. All the modules in an SoC communicate through a common interface. The verification
effort is decreased substantially if the environment can be reused to verify multiple blocks by
reconfiguration of a few components in the testbench. [2], [10] and [16] talk about reconfigurable
verification environments. The idea of the testbench architecture used in this project is heavily
influenced by the ideas of the authors of the above publications.
The IP block in this project is SD/MMC Controller which implements the SecureDigital pro-
tocol v2.0 given by www.sdcard.org [22]. This protocol describes in detail a variety of features
available to chose from while implementing this protocol. A software implementation of this
7protocol helped the author of this project to understand the flow of the protocol [12]. This paper
talks about a software implementation of SD Card protocol on an FPGA. This protocol is then
used to verify the operation of an image processing algorithm. [23], [14] and [11] speak about
different hardware implementation of the SD Card protocol. These references were useful in
understanding the protocol in detail. It helped to bifurcate between critical and the optional parts
of the protocol.
The verification environment created for this project was based on the environment explained
in [19]. But, this environment needed scaling to verify a complicated IP like SD/MMC Controller
IP. [24] and [25] describe verification environments created for similar IPs. They were used to
add features to this current environment. The DUT in this environment is driven using a Bus
Functional Model of Wishbone. This model helps in creating transactions that can be fed to the
DUT. The outputs of the DUT generate responses and commands for the SD card model. [10]
describes usage of BFMs in a UVM test environment.
All other works cited here helped understanding the technical (syntactical) aspects of UVM
and SystemVerilog, tweaking the test environment, and solving problems associated with UVM
verification of an SoC Module,
Chapter 3
SD/MMC Controller IP
This chapter deals with the SD/MMC protocol and controller architecture.
The Secure Digital (SD)/ Multimedia Memory Card (MMC) card protocol is given by SD
Association (SDA) as a guideline to develop SD Host controllers[22]. This protocol was col-
lectively developed as a joint effort by SanDisk, Panasonic and Toshiba as an improvement over
their MMC cards. It is now an industry standard promoted by SDA to meet market demands for
low cost, energy efficient, medium sized non-volatile memory[9].
Natively, SD card supports SPI in low cost embedded systems because SPI is widely used
and easy-to-implement interface[12]. The SD Card Controller acts as a mediator between the
master controller (processor) and the SD card. It acts as an addressable sector which makes
reading and writing data from and to SD cards possible. Secure Digital is divided into four
categories based on their capacity and functions viz. Standard Capacity (SDSC), High Capacity
(SDHC), eXtended Capacity (SDXC), and SDIO. The latter is used for data storage along with
I/O functions. MMC card (Multimedia Memory Card) was developed as an upgraded version of
SDSC. This IP (DUT) only supports SDSC – MMC cards. The controller has to be configured
during initialization phase to support other type of cards. But due to absence of the need to
9support other types, this DUT is run in default SDSC mode.
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3.1 SD Card Commands
Table 3.1: SD Card Command words [1]
Command Argument Response Data Description
CMD0 None R1 No Software Reset
CMD1 None R1 No Initialize SD card
ACMD41* *2 R1 No For SDC: Initialize SD card
CMD8 *3 R7 No Voltage check
CMD9 None R1 Yes Read CSD
CMD10 None R1 Yes Read CID
CMD12 None R1b No Stop reading data
CMD16 Blocklength[31:0] R1 No Change R/W block size
CMD17 Addr[31:0] R1 Yes Read a block
CMD18 Addr[31:0] R1 Yes Read multiple blocks
CMD23 No_of_blocks[15:0] R1 No For MMC only: Set number of
blocks for next R/W
ACMD23* No_of_blocks[15:0] R1 No For SDC only: Set no. of blocks to
be erased before next R/W
CMD24 Addr[31:0] R1 Yes Write a block
CMD25 Addr[31:0] R1 Yes Write multiple blocks
CMD55* None R1 No Leading command of ACMD[i]
command
CMD58 None R3 No Read OCR
Command* indicates a sequence of CMD55-ACMD command
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The SD Card Controller has a fixed set of activation commands and responses that allows for
proper communication with the SD card. Data is transmitted in an 8-bit/ word (byte) format.
Each command has a fixed length of 6 bytes. The six bytes are as follows:
1. The first byte is the addition of 64 + the command number. For ex. For resetting the SD
card, CMD0 has to be asserted. CMD0 has the command number 0. So 0x40 has to be
written in the first byte of CMD0 register to assert a soft reset.
2. The next four bytes are the arguments passed along with the initial byte. These arguments
generally contain data address or block length.
3. The last byte is CRC byte. CRC stands for Cyclic Redundancy Check, which looks for
transmission errors. Most commands in SPI mode don’t require CRC check and hence, it
is disabled. For ex. For CMD0 (soft reset) 0x95 is sent, while in all other cases 0xFF is
sent.
3.2 SD Card Command frame:
The SD card receives a command whenever the DO (Data out) is set. The CS (chip select) is
driven high to low before sending the command, and stays low throughout the operation[14].
The time between the command and the response is NCR (Command Response Time)[26]. To
manage clock domain crossing or prevent data getting skipped, 8 pulses are inserted between
command and response. While receiving data, DI (Data in) is reset. The responses from the
Card are stored in R1 register. The value of this register indicates: 0x01 = Command that was
sent prior to response made the card go into Idle state 0x00 = Card has been accepted and the
card will await an event to take place. Any other bits set in R1 response indicates an error.
1. R1[1] = Erase Reset
3.3 SD Card Architecture 12
2. R1[2] = Illegal Command
3. R1[3] = Command CRC error
4. R1[4] = Erase Sequence Error
5. R1[5] = Address Error
6. R1[6] = Parameter error
3.3 SD Card Architecture
The SD card contains a controller inherent to it which controls the functionality of the SD card. It
handles card initialization protocol, flash memory accesses and communication with the SD card
controller. Data transfer between the SD card controller and this inherent controller is performed
in clock serial mode and in 512 byte blocks. The file system supported by this SD card controller
is FAT12/FAT16[27, 28].
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Pinout
Figure 3.1: SD Card Pinout
Bus protocol
The default mode is standard SD mode, but is can be changed to support a slow SPI mode. This
protocol selection is performed with the first reset command after power up. By default, the card
starts in SD mode. To change it to SPI mode, a CS signal is asserted when the SD Card Controller
asserts a reset command. This protocol selection once done, cannot be undone or changed until
the next power cycle.
In SPI mode, card only uses 1 bit data bus. All the commands are in multiple of 1 byte. New
response tokens are defined for operation in SPI mode.
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3.4 SD Card Protocols
3.4.1 Initializing the card
While initializing the card, the card is most probably in the idle state. Hence, only legal com-
mands are CMD0, CMD1, ACMD41, CMD58 and CMD59. Any other command asserted will
set R1[2] bit.
Initialization of SD and MMC card have some primary difference in the command sequence.
The steps are mentioned below:
1. SPI clock is set to 400 kHz. This is essential for compatibility between SD card types.
(SDSC and MMC in this case).
2. SD Card Controller instructs the SD card to communicate using SPI by setting SS and CS
lines. Then, the SDCLK is toggled for 74 clock pulses before sending any command word.
This step is necessary for the card to initialize all the internal registers.
3. CMD0 is asserted to reset the card. Bit sequence: 01 000000 00000000 00000000 00000000
00000000 1001010 1
4. CRC check is ignored in SPI mode. But, the card is expecting a CRC check after reset.
Hence, a default value of 0x95 is sent with CMD0. To make this simple, this CRC byte is
sent with every command.
5. The SD card responds with the message (00000001) which indicates that the card is now
in Idle state. This message is received by holding CS line low and MOSI line high.
6. CMD58 is asserted to check the operating conditions register (OCR) of the SD card. This
register contains information like voltage, version number, special functions, etc. This
command returns a bit field containing allowed operating voltages (generally, between
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2.7v to 3.6v). The SD card responds with a 40-bit word (say R2) where the first 8 bits are
standard SD card response while the next 32 bits contain information specific to that SD
card. R2[39:32] – If successful, the value will either be 00000001 or 00000101 depending
on the SD card. R2[31:28] – Version number R2[27:12] – Reserved for additional/special
functionality R2[11:8] – Voltage code R3[7:0] – CRC The response to this command tells
if the SD card is compatible with this controller.
7. CMD55 and ACMD41 are asserted to initialize the SD card internally.
8. Step 7 may have to be repeated several times depending on the type of the card. The steps
mentioned above also vary from card to card, and additional steps or more iterations of the
above steps are needed to successfully initiate a card. SD Card initialization routine
3.4.2 Data Transfer
In data transfer transactions, a data block is received or sent after the command response. This
data block is transferred in the form of a data packet which consists of Token, Data Block and
CRC. The format of this packet is shown below:
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Figure 3.2: SD Card Data Packet
There are three data tokens depending on the CMD asserted. If a valid response cannot be
sent by the SD card, an error packet is sent; described as the fourth byte in Fig. 2.2 is the
registered Error packet. The fifth byte contains CRC errors.
3.4 SD Card Protocols 17
3.4.2.1 Writing a block of data to SD card
Once the card is initialized, data transfer operations are pretty straight forward. For writing a
block of data:
1. CMD24 is asserted. Once, a valid response (11111110) is obtained, the host controller
sends a data packet to the card.
2. The card sends a data response as soon as it received the data packet from the host con-
troller. This response consists of a busy flag. The host controller must wait until the busy
flag is cleared to perform a new transaction[29].
3.4.2.2 Reading a block of data from SD card
For reading a block of data:
1. CMD17 is asserted. Once, a valid response (11111110) is sent to the host controller and
the card begins the read operation. The host controller then receives the block of data from
the SD card.
2. Once the valid token is detected, the host controller obtains the data field and CRC bytes.
The CRC bytes must be transmitted to the controller even though CRC information is not
necessary.
3. If an error occurs, an error token is transmitted instead of data packet to the host controller[29].
Chapter 4
Device Under Test
This chapter discuses in detail the DUT Architecture, Design modifications and Communication
protocols.
The SD Card Controller IP operates as an SPI Master module. It supports SPI bus accesses
and communication with SD/MMC Cards.
This module communicates with the master controller using wishbone interface. The inter-
face is responsible for creating clocks and reset signals for the module. Register block con-
tains all the registers that are to be written to or read from to successfully carry out a task like
block_read() or block_write(). The values and the order in which those values are written to the
register file is described in the SD protocol. Clock manager creates SPI clock. Power manager
creates appropriate VDD signal for the SD card depending on the voltages supported by the card.
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Figure 4.1: SD/MMC Controller Architecture
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4.1 IO Ports
Figure 4.2: SD/MMC Controller IO ports
This DUT has a standard wishbone interface to communicate with the master controller (proces-
sor/mcu) and an SPI interface to communicate with the SD/MMC card.
4.2 Register File
The register description for each register is given below. A typical SD Card controller DUT
consists of all these registers. A few registers are added to this controller especially to relieve
the complicated SD card protocols. For eg. Initializing an SD card consists of 10-12 command
assertions. This DUT enables the user to do the same operation using less than 3 steps. The
simplified protocols for this DUT are described in the following sections.
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DIRECT_ACCESS_DATA_REG [7:0] TX_DATA is set prior to
starting a direct access
transaction. SPI bus does
not define a read/write
transaction, hence, every
direct access transmission
begins by data transmission
from master and ends by
data reception from the
slave.
0 W
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[7:0] Read the data obtained from
TX_Data by reading
contents of this register
R
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DIRECT_ACCESS_DATA_REG [7:0] TX_DATA is set prior to
starting a direct access
transaction. SPI bus does
not define a read/write
transaction, hence, every
direct access transmission
begins by data transmission
from master and ends by
data reception from the
slave.
0 W
[7:0] Read the data obtained from
TX_Data by reading
contents of this register
R
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SD_ADDR_7_0_REG [7:0] Normally, this register is set
to 0, because accesses to
memory occur on a 512 byte
data boundary. A value is
written to this register
before starting a read/write
operations
0 R/W
SD_ADDR_15_8_REG [7:0] Normally, SD_ADDR[8] bit
is set to 0, because accesses
to memory occur on a 512
byte data boundary.
0 R/W
SD_ADDR_23_16_REG [7:0] Next 8 bits of SD_ADDR 0 R/W
SD_ADDR_31_24_REG [7:0] Next 8 bits of SD_ADDR 0 R/W
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SPI_CLK_DEL_REG [7:0] This register controls the
clock frequency of SPI after
SD card initialization is






System Clock Freq. /
(SPI_CLK * 2)) - 1
0 R/W
RX_FIFO_DATA_REG [7:0] Fifo for 512 bytes of block
read data. Size of fifo is
equal to the SD/MMC block
size of 512 bytes
R
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RX_FIFO_DATA_COUNT_MSB [7:0] MSB of
FIFO_DATA_COUNT. It
indicates the number of
entries currently in the FIFO
R
RX_FIFO_DATA_COUNT_LSB [7:0] LSB of
FIFO_DATA_COUNT. It
indicates the number of
entries currently in the FIFO
R
FIFO_FORCE_EMPTY 0 1: Forces FIFO EMPTY.
Deletes all the entries in the
FIFO. Self clearing
0 W
TX_FIFO_DATA_REG [7:0] Fifo for 512 bytes of block
write data. Size of fifo is
equal to the SD/MMC block
size of 512 bytes
0 W
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TX_FIFO_CONTROL_REG 0 1: Forces FIFO EMPTY.




This module has two clocks. One is the SPI System Clock (spiSysClk) and the other is Wishbone
Bus Clock (clk_i). Both these clocks have a duty cycle of 50%. Wishbone clock is bounded by
the value of spiSysClk. Max. frequency of clk_i is (spiSysClk * 5) while the minimum frequency
is equal to the frequency of spiSysClk.
4.4 Simplified Protocols for this DUT
The creator of this DUT has internalized all protocol transactions. The protocol is implemented
in the form of a request/action handshake. The type of transaction is determined by the value of
SPI_TRANS_TYPE_REG. The transaction can initialize the card, write a block of data to the
card or read a block of data from the card. The transaction initiates once SPI_TRANS_CTRL_REG
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register is set. Once, SPI_TRANS_STS_REG is reset, error check is done by registering the con-
tents of SPI_TRANS_ERROR_REG. The transaction continues or ends depending on the type.
Thus, this level automation has simplified the complex SD protocol[30].
4.4.1 SD Card: Initialization
1. Set SPI_TRANS_TYPE_REG = SPI_INIT_SD
2. Set SPI_TRANS_CTRL_REG = SPI_TRANS_START
3. Wait for SPI_TRANS_STS_REG != TRANS_BUSY
4. Check for SPI_TRANS_ERROR_REG [1:0] == INIT_NO_ERROR
4.4.2 SD Card: Block data write
1. Write 512 bytes to SPI_TX_FIFO_DATA_REG
2. Set the SD block address registers: SD_ADDR_7_0_REG, SD_ADDR_15_8_REG, SD_ADDR_23_16_REG
and SD_ADDR_31_24_REG
3. Set SPI_TRANS_TYPE_REG = SPI_RW_READ_SD_BLOCK
4. Set SPI_TRANS_CTRL_REG = SPI_TRANS_START
5. Wait for SPI_TRANS_STS_REG != TRANS_BUSY
6. Check for SPI_TRANS_ERROR_REG[5:4] == WRITE_NO_ERROR
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4.4.3 SD Card: Block data read
1. Set the SD block address registers: SD_ADDR_7_0_REG, SD_ADDR_15_8_REG, SD_ADDR_23_16_REG
and SD_ADDR_31_24_REG
2. Set SPI_TRANS_TYPE_REG = SPI_RW_READ_SD_BLOCK
3. Set SPI_TRANS_CTRL_REG = SPI_TRANS_START
4. Wait for SPI_TRANS_STS_REG != TRANS_BUSY
5. Check for SPI_TRANS_ERROR_REG[3:2] == READ_NO_ERROR
6. Read 512 bytes from SPI_RX_FIFO_DATA_REG
Chapter 5
Verification Methodology
A test environment is a collection of verification components that are designed to check if the
Device Under Test conforms to the design specifications. A typical test environment setup is as
follows:
1. Generate stimulus, sequences, transactions based on the DUT input BFM
2. Reset the DUT
3. Feed the generated sequences to the DUT.
4. Run the tests. Insert property checking/assertions.
5. Capture the outputs generated by the DUT
6. Compare them to the expected outputs
7. Verify if they are correct. Verify if the assertions fail.
8. Create a log file for errors/mismatches/failures
9. Provide possible solutions.
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All the above things can be done using a single file which merges all the components. But, as the
complexity of the DUT increases, verification effort increases exponentially. Hence, the concept
of layered test bench is used. Using a layered testbench (in SystemVerilog) involves creating
various classes that do a particular task and communicate with each other to achieve the final aim
of verifying the DUT.
Creating a layered test bench has various advantages. The testbench has a software like
construct which supports OOP. It is good for verification of complex, high level DUTs where a
lot of modules communicate with each other. In the test environment, each component (class)
can be individually edited/tweaked to make it more feature-rich. The testbench can be reused
to test a similar DUT by editing a few components to satisfy the requirements of that DUT.
This testbench can interact with modules written in C too enabling a more diverse, inclusive test
environment[19].
5.1 Layered Testbenches
5.1.1 Turning simulation into verification
Directed tests using Verilog to test the complete DUT is impractical as the level of abstraction
and the complexity of DUTs increases. Hence, a good verification methodology takes into con-
sideration the function DUT is supposed to perform. A test plan or verification plan is derived
based on this function as it is broken down property by property. This verification plan includes
methods to test each of these properties.
Complex systems should not be verified manually by looking at waveforms. This makes
the verification effort difficult and time consuming. Instead, automating the function checking
is done. This automation is a collection of verification metrics such as property checking as
5.1 Layered Testbenches 32
described by the verification plan. To ease this process, a functionally correct model is created
to form the basis on which the DUT is compared against. Ideally, a verification process should
involve directed tests of low level modules to ensure 100% coverage, and then, as the level of ab-
straction increases, random stimulus should be inserted. Random test vectors test for bugs which
would have been otherwise undiscoverable, while directed tests give good overall coverage. As a
compromise between the two, constrained random tests are performed which helps achieve high
coverage by making use of a series of good engineering judgements[31].
5.1.2 3 C’s of verification
Coverage, checkers and constraints play a key role in the verification process. Checkers ensure
functional correctness. This is achieved by feeding random stimulus to a DUT to improving
coverage. Checkers can be implemented in SystemVerilog as assertions or using procedural
code. Recently, assertions are embedded inside the DUT and placed on external interfaces to
ease the verification effort.
Coverage also provides a measure of completeness of testing. It indicates that the goals set in
the test plan are met. When the simulation is done, SystemVerilog offers mechanism for coverage
collection. They could be property based coverage (cover directives) or sample based coverage
(covergroups).
Constraints help achieve test plan coverage goals by shaping the random vectors to ensure
the DUT is tested for corner cases. Without constraints, it’d be difficult to discover these corner
faults as the verification time will increase exponentially. Constraints ensure that corner cases
are reached by statistically shaping the randomness of the generated test vectors.
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5.1.3 Engineering effort
Using constraints in random stimulus generation, verification effort shifts from writing directed
tests to designing automatic checkers and executable coverage models. This enables the random
stimulus to efficiently utilize resources to achieve higher coverage goals. This also makes the
verification process a little more predictable and transparent.
Using reusable environments saves engineering time. It allows flexibility to configure and use
various verification components. Hence, to ensure reusability and take advantage of automation,
a layered testbench architecture needs to be set. UVM architecture is thus designed, keeping in
mind all the above points.
5.2 UVM
UVM is a library of SystemVerilog constructs. It was created by Accelera based on OVM (Open
Verification Methodology v2.1.1). Its a method of verifying the functionality of digital hardware
using simulation. This hardware can be verified at behavioral, register transfer (RTL) or trans-
action level using Verilog, SystemVerilog, SystemC, VHDL, etc. based on the abstraction level
desired by the user [32]. UVM acts a bridge which facilitates simulation oriented methodologies,
hardware acceleration or emulation. It also supports assertion based verification[18].
Advantages of UVM [33]:
1. UVM Source Code is available.
2. Code reusability as a product, service or a framework.
3. Phasing extensions
4. Sequence Mechanism
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5. TLM interfaces
6. Resource Database
7. End of Test Mechanism
8. Command line processor
5.3 UVM based test environment verification of SD/MMC Con-
troller IP
5.3.1 UVM classes
UVM library contains all the blocks that are needed for quick development of a reusable verifi-
cation environment in SystemVerilog.
Based on the usage and applications, UVM classes are divided into following categories:
Globals Classes included in this category contain a small list of data types, variables, func-
tions and tasks that are scoped by uvm_pkg.
Base These classes consist of basic blocks that are needed to build any verification envi-
ronment. They pass information between components and ports using interfaces. The core base
classes used in this testbench are described in the following sections. uvm_object, uvm_component,
uvm_transaction and uvm_root are core base classes that facilitate the modularity and reusability
of the test bench.
Reporting These classes provide a functionality that enables the user to issue messages,
errors, reports, logs, etc.
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Factory The Factory is used to create UVM objects and components based on the config-
uration provided by the user. Using this class type allows the user to configure the hierarchy
dynamically without breaking encapsulation.
Phasing All UVM classes are simulated in phases. The classes in this section describe the
phasing capability provided by UVM.
Configuration and Resources They are a set of classes that provide configuration database.
This database is used to store and load properties that are needed at configuration time as well as
run time.
Synchronization These classes are used for synchronization of processes.
Containers These classes contain parameterized data structures that provide queue and
pool services.
Policies Each class in this type are used to perform a particular task like printing, compar-
ing, recording, etc. for a uvm_object-based objects. They are not included in uvm_object to
enable user to print and compare without modifying the object class.
TLM This library provides an elaborate abstract transaction-level interfaces and ports that
are used to transport data, which are generally whole transactions (objects) at one time. TLM
ports are inherently more reusable and modular.
Components This library forms the foundation of UVM. They encapsulate behavior or
classes like drivers, scoreboards, etc. All the components are derived from this library directly
or indirectly.
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Sequencers Sequencers act like data arbiters that control transaction flow from multiple
stimuluses.
Sequences Sequences encapsulate user defined methods that generate multiple sequence
based transactions.
Macros Macros are used to improve productivity.
Register Layers These are abstract classes that are used to perform read/write operations
to memory models inside the DUT.
Command Line Processor This library provides an interface to decode command line
arguments.
5.3.2 Test plan
SD/MMC controller is verified like any other memory. Data is written to a location, and then
read back. If the data that is read matches the data that was written, the controller functions
properly [34].
The stimulus to the controller is 32 bit address and 8 bit data. Both of these stimuli are
randomized. The address is constrained to address only 2 MB (221 locations) of memory, because
only that much memory is instantiated in the SD Model. This controller only reads and writes
data in multiples of a 512 byte block, an additional constraint that the start address of the data
block to be written or read is less than (221 - 512 - 1). This ensures that the data block doesn’t go
out of bounds.
The operation of this DUT at a very abstract level can be divided into 4 tasks: write_to_controller_fifo,
read_from_controller_fifo, write_to_sd_card and read_from_sd_card. Initially, the test plan was
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to randomize these 4 tasks, so that they can read/write to any location in the SD card and at the
same time, the data inside the FIFO can be manipulated. But, due to absence of an interrupt
mechanism, synchronizing these tasks between the stimulus generator (sequencer in UVM) and
checker (monitor/scoreboard in UVM) would have been really difficult.
To avoid the above complications, a simpler test plan is created. The stimulus generator
generates random address and data values and feed it to the write_to_fifo_task. After receiving
an acknowledgement that the data has been successfully written to the TX_FIFO, a command
sequence directing the DUT to write the data stored in the FIFO to the SD card is sent. The
stimulus generator waits for a fixed amount of time and then, it polls for a TRANS_BUSY
flag. Once, the the busy flag is reset, the stimulus generator sends a command sequence to
the DUT to read the data block from the SD card back to the RX_FIFO in the DUT. The data
from the RX_FIFO is captured in the monitor by calling the task read_from_controller_fifo. To
synchronize the two events, a handshaking method is established between the stimulus generator
(driver) and the checker (monitor). Two events, run_monitor and run_driver are created. The
driver generator waits for run_driver to be triggered before it fetches the next write sequence
from the sequencer. At the same time, once the driver has successfully sent a read_from_sd_card
command sequence to the controller, run_monitor event is triggered, which tells the monitor to
start capturing the data from the controller’s RX_FIFO. The data written to the TX_FIFO by the
driver and the data captured from the RX_FIFO by the monitor are both compared in scoreboard
using TLM FIFOs. The scoreboard keeps a track of successful read and write transaction.
Functional coverage is obtained by creating coverpoints in the driver, where the random data
from the sequencer is received.
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Figure 5.1: Testbench architecture
5.3.3 Testbench Architecture
Fig. 4.1 describes the testbench architecture implemented in this project. The following subsec-
tions describe each block in detail. Fig. 4.1 is a very broad overview of the architecture. Many
more blocks function inside these classes in shadows.
5.3.3.1 DUT
The DUT in this architecture refers to the SD/MMC controller IP from Opencores. This DUT is
modified to include an interrupt controller and a card detect which can be read via wishbone by
the master core.
5.3.3.2 Top module
This module connects the DUT and the verification environment components. It can be used to
instantiate multiple agents to drive the same DUT on different systems.
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5.3.3.3 Interface
Interface encapsulates connectivity and functionality. All the modules instantiated within the
environment can be connected using a single interface. This adds a level of abstraction and
granularity to connections between the modules. This enables addition and deletion of ports
throughout the system by just editing one interface.
5.3.3.4 Agent
Agent can be of two types: active or passive. Active agents contain all the three components
viz. driver, sequencer and monitor. A passive agent only contains the monitor; it samples DUT
signals, but doesn’t drive the DUT.
5.3.3.5 Sequencer, Driver and Monitor
A sequencer consists of transaction items that are declared using factory mechanism. These
transaction consists of a sequence of stimulus for the DUT to perform a protocol or a func-
tional operation like sd_init(), sd_block_write() and sd_block_read() in this test bench. These
sequences contain a series of tasks that are called. The driver drives the DUT using these tasks.
The sequencer sequences these tasks for the driver. Monitor samples the data from the DUT for
comparison in the scoreboard.
5.3.3.6 Coverage and Scoreboard
Scoreboard is a comparator which compares samples from the monitor against a database or table
or vectors to verify if the data processed by DUT is correct. Coverage offers coverpoints inside
the test environment to ensure visibility and observability.
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5.3.3.7 Environment
Environment consists of static and dynamic components. DUT, interfaces, anything physical are
static components. Dynamic components are the components that are generated or modified at
run time. The environment encapsulates the agent, scoreboard, coverage collector, sequencers,
configuration databases, etc.
5.3.3.8 Test
Test defines the test scenario for the testbench. A UVM testbench is activated when run_test()
method is called. run_test() method is specified inside the initial block. A user can add testcases
by providing arguments to run_test().
5.3.3.9 Sequence item
This item consists of data fields required for stimulus generation.Stimulus is generated by ran-
domizing sequences. Data in sequence item is defined as rand data type. Constraints are also
added.
5.3.3.10 Sequence
Sequence generates series of sequence_items and sends it to driver using sequencer.
5.3.3.11 Wishbone BFM
Wishbone BFM acts as a Verilog module that generates stimulus signals for the SD/MMC con-
troller IP. Typically, this BFM is instantiated inside sd_mmc_tb_top module, but in this environ-
ment, this BFM is stripped down and tasks from this BFM are inserted directly in the driver.
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5.3.3.12 SD card model




This chapter presents the results of the test environment. The post-simulation tasks are listed
below:
• The DUT is verified using test sequences generated by the test environment and comparing
the outputs with the expected data. This data is available in the scoreboard in a 512 byte
packet.
The “SD/MMC Controller IP” was Synthesized on a different technology nodes using two dif-
ferent synthesis options, RTL logic synthesis and DFT Synthesis with a full scan methodology.
Area, Power, Timing and DFT coverage analysis for the 32nm, 65nm, 180nm is tabulated in 6.1
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Figure 6.1: DUT Simulation
Table 6.1: Area, Power, Timing and DFT Coverage of AES Encryption
32nm 65nm 180nm
Area
Combinational Area (µm2) 145792.78 20903.4 145792.78
Buf/Inv Area (µm2) 6935.544 684.72 6935.544
Non-Combinational Area (µm2) 778261.15 103228.28 778261.15
Total Area (µm2) 924053.94 124231.68 924053.94
Power
Internal Power (W) 0.0200 6.268E-09 0.0200
Switching Power (W) 5.733E-04 1.755E-07 5.733E-04
Leakage Power (W) 3.981E-06 1.310E-07 3.981E-06
Total Power (W) 0.0206 3.128E-7 0.0206
Timing Slack (ns) 14.3880 17.4700 14.4070
DFT Coverage (%) 100 100 100
DUT Simulation, Wishbone Simulation, RX_FIFO, TX_FIFO, Console Window and the fi-
nal Memory Map are given below.
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Figure 6.2: Wishbone Simulation
Figure 6.3: Console Window
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Figure 6.4: RX_FIFO Memory Map
Figure 6.5: TX_FIFO Memory Map
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Figure 6.6: Memory Map
Chapter 7
Conclusion
A verification IP is developed using UVM to verify a SD/MMC controller IP created by Open-
Cores.org. SystemVerilog with UVM classes is studied to create a completely reusable and
reconfigurable test environment. This environment thoroughly randomizes the data and address
to be written to the SD card. Protocol checking is done by asserting properties. This VIP enables
the user to have control on the stimulus generator and monitor to validate the operation of the
DUT and debug it incase it fails.
7.1 Future Work
The DUT and the verification environment presented in this paper has a tremendous scope for
improvement. Some of the ideas are presented below:
• An interrupt controller for the DUT can be developed to enable the micro-controller to
directly read the interrupt register using wishbone bus. This interrupt pin/register would
also make the verification job easier. This was one of the goals set before this projects and
not achieved.
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• The verification environment can be modified to not have hard time constraints to wait for
the read and write operations to be finished. Instead of having events across monitor and
driver - which is not an ideal - the interrupt pin can be polled.
• The four tasks read_from_fifo, write_to_fifo, read_from_sd_card and write_to_sd_card
can be randomized in the sequencer to have completely randomized test sequences for the
DUT. This would also reveal corner cases and the behavior of the DUT when it encounters
them.
• Functional Coverage can be improved by creating a wide range of stimulus vectors.
• SD card model can be improved to act as an SD as well as MMC card. So that the test
sequences can further be randomized. In this environment, the DUT sends both the initial-
ization procedures for SD and MMC card and the model responds the SD card procedure
which tells the DUT that the card detected was an SD card.
• The test environment can be further parameterized to make it more reusable.
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1 c l a s s sd_mmc_agent e x t e n d s uvm_agent ;
2 ‘ u v m _ c o m p o n e n t _ u t i l s ( sd_mmc_agent )
3
4 uvm_event run_mon ;
5 uvm_event r u n _ d r v ;
6
7 sd_mmc_sequencer s a _ s e q r ;
8 sd_mmc_dr iver s a _ d r v r ;
9 sd_mmc_moni tor_before sa_mon ;
10
11
12 f u n c t i o n new ( s t r i n g name , uvm_component p a r e n t ) ;
13 s u p e r . new ( name , p a r e n t ) ;
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14 e n d f u n c t i o n : new
15
16 f u n c t i o n vo id b u i l d _ p h a s e ( uvm_phase phase ) ;




21 s a _ s e q r = sd_mmc_sequencer : : t y p e _ i d : : c r e a t e ( . name ( "
s a _ s e q r " ) , . p a r e n t ( t h i s ) ) ;
22 s a _ d r v r = sd_mmc_dr iver : : t y p e _ i d : : c r e a t e ( . name ( " s a _ d r v r " )
, . p a r e n t ( t h i s ) ) ;
23 sa_mon = sd_mmc_moni tor_before : : t y p e _ i d : : c r e a t e ( . name ( "
sa_mon " ) , . p a r e n t ( t h i s ) ) ;
24 / / s a _ m o n _ a f t e r = sd_mmc_mon i to r_a f t e r : : t y p e _ i d : : c r e a t e ( .
name ( " s a _ m o n _ a f t e r " ) , . p a r e n t ( t h i s ) ) ;
25 e n d f u n c t i o n : b u i l d _ p h a s e
26
27 f u n c t i o n vo id c o n n e c t _ p h a s e ( uvm_phase phase ) ;
28 s u p e r . c o n n e c t _ p h a s e ( phase ) ;
29
30 s a _ d r v r . s e q _ i t e m _ p o r t . c o n n e c t ( s a _ s e q r . s e q _ i t e m _ e x p o r t ) ;
31 e n d f u n c t i o n
32
33 e n d c l a s s : sd_mmc_agent
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I.2 Config
1 c l a s s s d _ m m c _ c o n f i g u r a t i o n e x t e n d s uvm_objec t ;
2 ‘ u v m _ o b j e c t _ u t i l s ( s d _ m m c _ c o n f i g u r a t i o n )
3
4 f u n c t i o n new ( s t r i n g name = " " ) ;
5 s u p e r . new ( name ) ;
6 e n d f u n c t i o n : new
7 e n d c l a s s : s d _ m m c _ c o n f i g u r a t i o n
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I.3 Driver
1 c l a s s sd_mmc_dr iver e x t e n d s uvm_dr ive r # ( s d _ m m c _ t r a n s a c t i o n ) ;
2 ‘ u v m _ c o m p o n e n t _ u t i l s ( sd_mmc_dr iver )
3 f rame a ;
4 v i r t u a l sd_mmc_if v i f ;
5 s d _ m m c _ t r a n s a c t i o n s d _ t x ;
6 uvm_put_por t # ( f rame ) p u t _ p o r t _ h ;
7 i n t e g e r i ;
8 i n t e g e r j ;
9 i n t e g e r k ;
10 r e g [ 3 1 : 0 ] add r ;
11 r e g [ 3 1 : 0 ] addr1 ;
12 b i t d i r ;
13 l o g i c [ 7 : 0 ] r e s p B y t e ;
14 l o g i c [ 7 : 0 ] rx By te ;
15 l o g i c [ 1 : 0 ] smSt ;
16 r e g [ 7 : 0 ] c n t ;
17 / / i n t e g e r i ;
18 uvm_event run_mon ;
19 uvm_event r u n _ d r v ;
20 uvm_event_pool p1 ;
21
22 / / r e g s p i S y s C l k ;
23
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24 f u n c t i o n new ( s t r i n g name , uvm_component p a r e n t ) ;
25 s u p e r . new ( name , p a r e n t ) ;
26 e n d f u n c t i o n : new
27
28 f u n c t i o n vo id b u i l d _ p h a s e ( uvm_phase phase ) ;
29 s u p e r . b u i l d _ p h a s e ( phase ) ;
30 void ’ ( uvm_resource_db #( v i r t u a l sd_mmc_if ) : :
read_by_name
31 ( . scope ( " i f s " ) , . name ( " sd_mmc_if " ) , . v a l ( v i f ) ) )
;
32
33 p1= uvm_event_pool : : g e t _ g l o b a l _ p o o l ( ) ;
34 r u n _ d r v =p1 . g e t ( " r u n _ d r v " ) ;
35 run_mon=p1 . g e t ( " run_mon " ) ;
36 p u t _ p o r t _ h = new ( " p u t _ p o r t _ h " , t h i s ) ;
37
38 e n d f u n c t i o n : b u i l d _ p h a s e
39
40 t a s k r u n _ p h a s e ( uvm_phase phase ) ;
41 phase . r a i s e _ o b j e c t i o n ( . o b j ( t h i s ) ) ;
42
43
44 b e g i n
45
46 v i f . r s t _ i = 0 ;
I.3 Driver 59
47 @( posedge v i f . c l k _ i ) ;
48 v i f . r s t _ i = 1 ;
49 @( posedge v i f . c l k _ i ) ;
50 v i f . r s t _ i = 1 ;
51 @( posedge v i f . c l k _ i ) ;
52 v i f . r s t _ i = 1 ;
53 @( posedge v i f . c l k _ i ) ;
54 v i f . r s t _ i = 1 ;
55 @( posedge v i f . c l k _ i ) ;
56 v i f . r s t _ i = 1 ;
57 @( posedge v i f . c l k _ i ) ;
58 v i f . r s t _ i = 1 ;
59 @( posedge v i f . c l k _ i ) ;
60 v i f . r s t _ i = 1 ;
61 @( posedge v i f . c l k _ i ) ;
62 v i f . r s t _ i = 1 ;
63 @( posedge v i f . c l k _ i ) ;
64 v i f . r s t _ i = 0 ;
65
66
67 c o n f i g _ d u t ( v i f . d a t a _ o ) ;
68 $ d i s p l a y ( " B e f o r e I n i t " ) ;
69
70





75 e m p t y _ f i f o ( ) ;
76
77 f o r e v e r b e g i n
78 s e q _ i t e m _ p o r t . g e t _ n e x t _ i t e m ( s d _ t x ) ;
79 addr1 = s d _ t x . a d d r e s s ;
80 $ d i s p l a y ( " add r = %x " , s d _ t x . a d d r e s s ) ;
81 s e q _ i t e m _ p o r t . i t em_done ( ) ;
82 w b _ b l o c k _ w r i t e ( s d _ t x . a d d r e s s ) ;
83 rd_cmd_from_sd ( v i f . d a t a _ o ) ;
84







92 $ w r i t e ( " T e s t s done " ) ;
93 $ s t o p ;
94 end
95
96 phase . d r o p _ o b j e c t i o n ( . o b j ( t h i s ) ) ;
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101 t a s k w b _ b l o c k _ w r i t e ( ) ;
102 i n p u t [ 3 1 : 0 ] a d d r e s s ;
103
104 b e g i n
105 i n i t ( v i f . d a t a _ o ) ;
106 e m p t y _ f i f o ( ) ;
107 s e t _ a d d r ( add r ) ;
108 f o r ( i = 0 ; i < 512 ; i = i + 1)
109 b e g i n
110 s e q _ i t e m _ p o r t . g e t _ n e x t _ i t e m ( s d _ t x ) ;
111 w _ t o _ f i f o ( s d _ t x . d a t a ) ;
112
113 a [ i ]= s d _ t x . d a t a ;
114 s e q _ i t e m _ p o r t . i t em_done ( ) ;
115 end
116 wr_cmd_to_sd ( v i f . d a t a _ o ) ;
117 end
118 e n d t a s k : w b _ b l o c k _ w r i t e
119
120 t a s k wb_block_read ( ) ;
121 i n p u t [ 3 1 : 0 ] a d d r e s s ;
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122
123 b e g i n
124 i n i t ( v i f . d a t a _ o ) ;
125 s e t _ a d d r ( add r ) ;
126 f o r ( i = 0 ; i < 512 ; i = i + 1)
127 b e g i n
128 r _ f r o m _ f i f o ( ) ;
129 end
130 rd_cmd_from_sd ( v i f . d a t a _ o ) ;
131 run_mon . t r i g g e r ( ) ;
132 r u n _ d r v . w a i t _ t r i g g e r ( ) ;
133 end





139 t a s k wb_read ;
140 i n p u t d e l a y ;
141 i n t e g e r d e l a y ;
142
143 i n p u t [ 7 : 0 ] a ;
144 o u t p u t [ 7 : 0 ] d ;
145
146 b e g i n
I.3 Driver 63
147
148 / / w a i t i n i t i a l d e l a y
149 r e p e a t ( d e l a y ) @( posedge v i f . c l k _ i ) ;
150
151 / / / a s s e r t wishbone s i g n a l s
152 / / # 1 ;
153 v i f . a d d r e s s _ i = a ;
154 v i f . d a t a _ i = {8{1 ’ bz } } ;
155
156 v i f . s t r o b e _ i = 1 ’ b1 ;
157 v i f . we_i = 1 ’ b0 ;
158
159 @( posedge v i f . c l k _ i ) ;
160
161 / / w a i t f o r acknowledge from s l a v e
162 w h i l e (~ v i f . ack_o ) @( posedge v i f . c l k _ i ) ;
163
164 / / n e g a t e wishbone s i g n a l s
165 / / # 1 ;
166
167 v i f . s t r o b e _ i = 1 ’ bz ;
168 v i f . a d d r e s s _ i = {8{1 ’ bz } } ;
169 v i f . d a t a _ i = {8{1 ’ bz } } ;
170 v i f . we_i = 1 ’ hz ;
171
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172 d = v i f . d a t a _ o ;
173
174 end
175 e n d t a s k
176
177 t a s k wb_wri te ;
178 i n p u t d e l a y ;
179 i n t e g e r d e l a y ;
180
181 i n p u t [ 7 : 0 ] a ;
182 i n p u t [ 7 : 0 ] d ;
183
184 b e g i n
185
186 / / w a i t i n i t i a l d e l a y
187 r e p e a t ( d e l a y ) @( posedge v i f . c l k _ i ) ;
188
189 / / a s s e r t wishbone s i g n a l
190 / / # 1 ;
191 v i f . a d d r e s s _ i = a ;
192 v i f . d a t a _ i = d ;
193 ;
194 v i f . s t r o b e _ i = 1 ’ b1 ;
195 v i f . we_i = 1 ’ b1 ;
196
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197 @( posedge v i f . c l k _ i ) ;
198
199 / / w a i t f o r acknowledge from s l a v e
200 w h i l e (~ v i f . ack_o ) @( posedge v i f . c l k _ i ) ;
201
202 / / n e g a t e wishbone s i g n a l s
203 / / # 1 ;
204
205 v i f . s t r o b e _ i = 1 ’ bz ;
206 v i f . a d d r e s s _ i = {8{1 ’ bz } } ;
207 v i f . d a t a _ i = {8{1 ’ bz } } ;









217 t a s k c o n f i g _ d u t ;
218 i n p u t [ 7 : 0 ] da taRead ;
219
220
221 b e g i n
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222 / *
223 $ w r i t e ( " T e s t i n g r e g i s t e r r e a d / w r i t e \ n " ) ;
224 wb_wri te ( 1 , ‘CTRL_STS_REG_BASE+‘SPI_CLK_DEL_REG , 8 ’ h10 ) ;
/ / b
225 wb_wri te ( 1 , ‘CTRL_STS_REG_BASE+‘SD_ADDR_7_0_REG , 8 ’ h78 ) ; / / 7
226 wb_wri te ( 1 , ‘CTRL_STS_REG_BASE+‘SD_ADDR_15_8_REG , 8 ’ h0 ) ; / / 8
227 wb_wri te ( 1 , ‘CTRL_STS_REG_BASE+‘SD_ADDR_23_16_REG , 8 ’ h0 ) ;
/ / 9





232 $ w r i t e ( " T e s t i n g SPI bus d i r e c t a c c e s s \ n " ) ;
233 wb_wri te ( 1 , ‘CTRL_STS_REG_BASE+‘TRANS_TYPE_REG , {6 ’ b000000 ,
‘DIRECT_ACCESS } ) ; / / 2
234 wb_wri te ( 1 , ‘CTRL_STS_REG_BASE+‘DIRECT_ACCESS_DATA_REG , 8 ’
h5f ) ; / / 6
235 wb_wri te ( 1 , ‘CTRL_STS_REG_BASE+‘TRANS_CTRL_REG , {7 ’
b0000000 , ‘TRANS_START} ) ; / / 3 , 1
236 wb_read ( 1 , ‘CTRL_STS_REG_BASE+‘TRANS_STS_REG , da taRead ) ;
/ / 4
237 w h i l e ( da taRead [ 0 ] == ‘TRANS_BUSY)




240 / / w r i t e one b y t e t o s p i bus , and w a i t f o r c o m p l e t e
241 wb_wri te ( 1 , ‘CTRL_STS_REG_BASE+‘DIRECT_ACCESS_DATA_REG , 8 ’
haa ) ; / / 6
242 wb_wri te ( 1 , ‘CTRL_STS_REG_BASE+‘TRANS_CTRL_REG , {7 ’
b0000000 , ‘TRANS_START} ) ; / / 3
243 wb_read ( 1 , ‘CTRL_STS_REG_BASE+‘TRANS_STS_REG , da taRead ) ;
244 w h i l e ( da taRead [ 0 ] == ‘TRANS_BUSY)




249 e n d t a s k
250
251 t a s k i n i t ;




256 b e g i n
257
258 $ w r i t e ( " T e s t i n g SD i n i t \ n " ) ;
259 wb_wri te ( 1 , ‘CTRL_STS_REG_BASE+‘TRANS_TYPE_REG , {6 ’ b000000 ,
‘INIT_SD } ) ;
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260 wb_wri te ( 1 , ‘CTRL_STS_REG_BASE+‘TRANS_CTRL_REG , {7 ’
b0000000 , ‘TRANS_START} ) ;
261 #60000;
262 wb_read ( 1 , ‘CTRL_STS_REG_BASE+‘TRANS_STS_REG , da taRead ) ;
263 w h i l e ( da taRead [ 0 ] == ‘TRANS_BUSY)
264 wb_read ( 1 , ‘CTRL_STS_REG_BASE+‘TRANS_STS_REG , da taRead ) ;
265 wb_read ( 1 , ‘CTRL_STS_REG_BASE+‘TRANS_ERROR_REG , da taRead ) ;
266
267 i f ( da t aRead [ 1 : 0 ] == ‘INIT_NO_ERROR )
268 $ w r i t e ( "SD i n i t t e s t p a s s e d \ n " ) ;
269 e l s e
270 $ w r i t e ( "−−−− ERROR: SD i n i t t e s t f a i l e d . E r r o r code = 0x
%01x \ n " , da t aRead [ 1 : 0 ] ) ;
271
272 end




277 t a s k e m p t y _ f i f o ;
278 wb_wri te ( 1 , ‘TX_FIFO_BASE+‘FIFO_CONTROL_REG , 8 ’ h01 ) ;
279 e n d t a s k
280
281
282 t a s k w _ t o _ f i f o ;
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283 i n p u t [ 7 : 0 ] d a t a W r i t e ;
284
285 b e g i n
286 wb_wri te ( 1 , ‘TX_FIFO_BASE+‘FIFO_DATA_REG , d a t a W r i t e ) ;
287 end
288 e n d t a s k
289
290
291 t a s k r _ f r o m _ f i f o ;
292 r e g [ 7 : 0 ] da taRead ;
293 b e g i n
294 wb_read ( 1 , ‘RX_FIFO_BASE+‘FIFO_DATA_REG , da taRead ) ;
295 end
296 e n d t a s k
297
298
299 t a s k s e t _ a d d r ;
300 i n p u t [ 3 1 : 0 ] add r ;
301
302 b e g i n
303 wb_wri te ( 1 , ‘CTRL_STS_REG_BASE+‘SD_ADDR_7_0_REG , add r [ 7 : 0 ] ) ;
/ / 7
304 wb_wri te ( 1 , ‘CTRL_STS_REG_BASE+‘SD_ADDR_15_8_REG , add r
[ 1 5 : 8 ] ) ; / / 8
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305 wb_wri te ( 1 , ‘CTRL_STS_REG_BASE+‘SD_ADDR_23_16_REG , add r
[ 2 3 : 1 6 ] ) ; / / 9
306 wb_wri te ( 1 , ‘CTRL_STS_REG_BASE+‘SD_ADDR_31_24_REG , add r
[ 3 1 : 2 4 ] ) ; / / a
307 end
308 e n d t a s k
309
310
311 t a s k wr_cmd_to_sd ;
312
313 i n p u t [ 7 : 0 ] da taRead ;
314
315 b e g i n
316
317 wb_wri te ( 1 , ‘CTRL_STS_REG_BASE+‘TRANS_TYPE_REG , {6 ’ b000000
, ‘RW_WRITE_SD_BLOCK} ) ;
318 wb_wri te ( 1 , ‘CTRL_STS_REG_BASE+‘TRANS_CTRL_REG , {7 ’










327 wb_read ( 1 , ‘CTRL_STS_REG_BASE+‘TRANS_STS_REG , da taRead ) ;
328
329 i f ( da t aRead [ 0 ] == ‘TRANS_BUSY) b e g i n
330 $ w r i t e ( "−−−− ERROR: SD b l o c k w r i t e f a i l e d t o c o m p l e t e \ n " )
;
331 end
332 e l s e b e g i n
333 wb_read ( 1 , ‘CTRL_STS_REG_BASE+‘TRANS_ERROR_REG , da taRead
) ;
334 i f ( da t aRead [ 5 : 4 ] == ‘WRITE_NO_ERROR)
335 $ w r i t e ( "SD b l o c k w r i t e p a s s e d \ n " ) ;
336 e l s e
337 $ w r i t e ( "−−−− ERROR: SD b l o c k w r i t e f a i l e d . E r r o r code
= 0x%01x \ n " , da t aRead [ 5 : 4 ] ) ;
338 end
339 end
340 e n d t a s k
341
342
343 t a s k rd_cmd_from_sd ;
344
345 i n p u t [ 7 : 0 ] da taRead ;
346
347 b e g i n
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348 wb_wri te ( 1 , ‘CTRL_STS_REG_BASE+‘TRANS_TYPE_REG , {6 ’ b000000 ,
‘RW_READ_SD_BLOCK} ) ;
349 wb_wri te ( 1 , ‘CTRL_STS_REG_BASE+‘TRANS_CTRL_REG , {7 ’









358 wb_read ( 1 , ‘CTRL_STS_REG_BASE+‘TRANS_STS_REG , da taRead ) ;
359
360 i f ( da t aRead [ 3 : 2 ] == ‘READ_NO_ERROR) b e g i n
361 $ w r i t e ( "SD b l o c k r e a d p a s s e d \ n " ) ;
362 f o r ( j =0 ; j < 1 6 ; j = j +1) b e g i n
363 $ w r i t e ( " Data 0x%0x = " , j *32) ;
364 f o r ( i =0 ; i < 3 2 ; i = i +1) b e g i n
365 wb_read ( 1 , ‘RX_FIFO_BASE+‘FIFO_DATA_REG , da taRead ) ;
366 $ w r i t e ( " 0x%0x " , da taRead ) ;
367 end




371 e l s e
372 $ w r i t e ( "−−−− ERROR: SD b l o c k r e a d f a i l e d . E r r o r code = 0x




376 e n d t a s k
377
378
379 e n d c l a s s : sd_mmc_dr iver
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I.4 Environment
1 c l a s s sd_mmc_env e x t e n d s uvm_env ;
2 ‘ u v m _ c o m p o n e n t _ u t i l s ( sd_mmc_env )
3
4 sd_mmc_agent s a _ a g e n t ;
5 sd_mmc_scoreboard s a _ s b ;
6 u v m _ t l m _ f i f o # ( f rame ) f i f o _ h 1 ;
7
8 u v m _ t l m _ f i f o # ( f rame ) f i f o _ h 2 ;
9 f u n c t i o n new ( s t r i n g name , uvm_component p a r e n t ) ;
10 s u p e r . new ( name , p a r e n t ) ;
11 e n d f u n c t i o n : new
12
13 f u n c t i o n vo id b u i l d _ p h a s e ( uvm_phase phase ) ;
14 s u p e r . b u i l d _ p h a s e ( phase ) ;
15 s a _ a g e n t = sd_mmc_agent : : t y p e _ i d : : c r e a t e ( . name ( " s a _ a g e n t " )
, . p a r e n t ( t h i s ) ) ;
16 s a _ s b = sd_mmc_scoreboard : : t y p e _ i d : : c r e a t e ( . name ( " s a _ s b " )
, . p a r e n t ( t h i s ) ) ;
17 f i f o _ h 1 =new ( " f i f o _ h 1 " , t h i s ) ;
18 f i f o _ h 2 =new ( " f i f o _ h 2 " , t h i s ) ;
19 e n d f u n c t i o n : b u i l d _ p h a s e
20
21 f u n c t i o n vo id c o n n e c t _ p h a s e ( uvm_phase phase ) ;
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22 s u p e r . c o n n e c t _ p h a s e ( phase ) ;
23 s a _ a g e n t . s a _ d r v r . p u t _ p o r t _ h . c o n n e c t ( f i f o _ h 1 . p u t _ e x p o r t ) ;
24 s a _ a g e n t . sa_mon . p u t _ p o r t _ h 1 . c o n n e c t ( f i f o _ h 2 . p u t _ e x p o r t ) ;
25 s a _ s b . g e t _ p o r t _ h 1 . c o n n e c t ( f i f o _ h 1 . g e t _ e x p o r t ) ;
26 s a _ s b . g e t _ p o r t _ h 2 . c o n n e c t ( f i f o _ h 2 . g e t _ e x p o r t ) ;
27
28 e n d f u n c t i o n : c o n n e c t _ p h a s e
29 e n d c l a s s : sd_mmc_env
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I.5 Interface
1 i n t e r f a c e sd_mmc_if ;
2 l o g i c c l k _ i ;
3 l o g i c r s t _ i ;
4 l o g i c [ 7 : 0 ] a d d r e s s _ i ;
5 l o g i c [ 7 : 0 ] d a t a _ i ;
6
7 l o g i c [ 7 : 0 ] d a t a _ o ;
8
9 l o g i c s t r o b e _ i ;
10 l o g i c we_i ;
11
12 l o g i c ack_o ;
13
14 / / SPI l o g i c c l o c k
15 l o g i c s p i S y s C l k ;
16
17 / / SPI bus
18 l o g i c s p i C l k O u t ;
19 l o g i c s p i D a t a I n ;
20 l o g i c s p i D a t a O u t ;




24 l o g i c s c a n _ i n 0 ;
25 l o g i c scan_en ;
26 l o g i c t e s t _ m o d e ;
27 l o g i c s c a n _ o u t 0 ;
28
29 / / c l o c k i n g sd_mmc_cb @ ( posedge c l k _ i ) ;
30 / / d e f a u l t i n p u t #1 s t e p o u t p u t #1 ns ;
31 / / o u t p u t da ta_o , ack_o , scan_ou t0 , sp iClkOut , sp iDa taOut
, spiCS_n ;
32 / / i n p u t r s t _ i , a d d r e s s _ i , d a t a _ i , s t r o b e _ i , we_i ,
sp iSysClk , s p i D a t a I n , s can_ in0 , scan_en , t e s t _ m o d e ;
33 / / e n d c l o c k i n g : m a s t e r _ c b
34
35 / / modport master_mp ( i n p u t c l k _ i , r s t _ i , a d d r e s s _ i , d a t a _ i ,
s t r o b e _ i , we_i , sp iSysClk , s p i D a t a I n , s can_ in0 , scan_en ,
t e s t_mode , o u t p u t da ta_o , ack_o , scan_ou t0 , sp iClkOut ,
sp iDa taOut , spiCS_n ) ;
36 / / modport master_sync_mp ( c l o c k i n g m a s t e r _ c b ) ;
37
38 / / wb_master_model wb1 ( c l k _ i , r s t _ i , a d d r e s s _ i , d a t a _ i ,
da ta_o , 1 ’ b1 , s t r o b e _ i , we_i , 1 ’ b1 , ack_o , 1 ’ b0 , 1 ’ b0 ) ;
39
40 e n d i n t e r f a c e : sd_mmc_if
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I.6 Monitor
1 c l a s s sd_mmc_moni tor_before e x t e n d s uvm_monitor ;
2 ‘ u v m _ c o m p o n e n t _ u t i l s ( sd_mmc_moni tor_before )
3 f rame a ;
4 uvm_put_por t # ( f rame ) p u t _ p o r t _ h 1 ;
5 uvm_event_pool p1 ;
6 v i r t u a l sd_mmc_if v i f ;
7 uvm_event run_mon ;
8 uvm_event r u n _ d r v ;
9
10 i n t e g e r i ;
11
12 f u n c t i o n new ( s t r i n g name , uvm_component p a r e n t ) ;
13 s u p e r . new ( name , p a r e n t ) ;
14 e n d f u n c t i o n : new
15
16 f u n c t i o n vo id b u i l d _ p h a s e ( uvm_phase phase ) ;
17 s u p e r . b u i l d _ p h a s e ( phase ) ;
18
19 void ’ ( uvm_resource_db #( v i r t u a l sd_mmc_if ) : : read_by_name
20 ( . scope ( " i f s " ) , . name ( " sd_mmc_if " ) , . v a l ( v i f ) ) ) ;
21
22 p1= uvm_event_pool : : g e t _ g l o b a l _ p o o l ( ) ;
23 r u n _ d r v =p1 . g e t ( " r u n _ d r v " ) ;
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24 run_mon=p1 . g e t ( " run_mon " ) ;
25 p u t _ p o r t _ h 1 = new ( " p u t _ p o r t _ h 1 " , t h i s ) ;
26
27 e n d f u n c t i o n : b u i l d _ p h a s e
28
29 t a s k r u n _ p h a s e ( uvm_phase phase ) ;
30 f o r e v e r b e g i n
31 r e g [ 7 : 0 ] da taRead ;
32 i = 0 ;
33 run_mon . w a i t _ t r i g g e r ( ) ;
34 r e p e a t ( 5 1 2 ) b e g i n
35 $ d i s p l a y ( " B e f o r e I n i t _ m o n i t o r " ) ;
36 r _ f r o m _ f i f o ( da taRead ) ;
37 a [ i ] = da taRead ;
38 i = i + 1 ;
39
40 end
41 p u t _ p o r t _ h 1 . p u t ( a ) ;
42 r u n _ d r v . t r i g g e r ( ) ;
43 end
44










54 t a s k r _ f r o m _ f i f o ;
55 o u t p u t [ 7 : 0 ] da taRead ;
56
57 b e g i n
58 wb_read ( 1 , ‘RX_FIFO_BASE+‘FIFO_DATA_REG , da taRead ) ;
59 end
60 e n d t a s k
61
62
63 t a s k wb_read ;
64 i n p u t d e l a y ;
65 i n t e g e r d e l a y ;
66
67 i n p u t [ 7 : 0 ] a ;
68 o u t p u t [ 7 : 0 ] d ;
69
70 b e g i n
71
72 / / w a i t i n i t i a l d e l a y
73 r e p e a t ( d e l a y ) @( posedge v i f . c l k _ i ) ;
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74
75 / / / a s s e r t wishbone s i g n a l s
76 / / # 1 ;
77 v i f . a d d r e s s _ i = a ;
78 v i f . d a t a _ i = {8{1 ’ bx } } ;
79
80 v i f . s t r o b e _ i = 1 ’ b1 ;
81 v i f . we_i = 1 ’ b0 ;
82
83 @( posedge v i f . c l k _ i ) ;
84
85 / / w a i t f o r acknowledge from s l a v e
86 w h i l e (~ v i f . ack_o ) @( posedge v i f . c l k _ i ) ;
87
88 / / n e g a t e wishbone s i g n a l s
89 / / # 1 ;
90
91 v i f . s t r o b e _ i = 1 ’ bx ;
92 v i f . a d d r e s s _ i = {8{1 ’ bx } } ;
93 v i f . d a t a _ i = {8{1 ’ bx } } ;
94 v i f . we_i = 1 ’ hx ;
95















110 e n d c l a s s : sd_mmc_moni tor_before
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I.7 Package
1 package sd_mmc_pkg ;
2
3 i m p o r t uvm_pkg : : * ;
4
5 ‘ i n c l u d e " sd_mmc_sequencer . sv "
6 ‘ i n c l u d e " sd_mmc_monitor . sv "
7 ‘ i n c l u d e " sd_mmc_dr iver . sv "
8 ‘ i n c l u d e " sd_mmc_agent . sv "
9 ‘ i n c l u d e " sd_mmc_scoreboard . sv "
10 ‘ i n c l u d e " sd_mmc_config . sv "
11 ‘ i n c l u d e " sd_mmc_env . sv "
12 ‘ i n c l u d e " sd_mmc_tes t . sv "
13
14





3 c l a s s sd_mmc_scoreboard e x t e n d s uvm_scoreboard ;
4 ‘ u v m _ c o m p o n e n t _ u t i l s ( sd_mmc_scoreboard )
5
6
7 uvm_ge t_por t # ( f rame ) g e t _ p o r t _ h 1 ;
8 uvm_ge t_por t # ( f rame ) g e t _ p o r t _ h 2 ;
9
10 frame a ;
11
12 frame b ;
13
14 f u n c t i o n new ( s t r i n g name , uvm_component p a r e n t ) ;
15 s u p e r . new ( name , p a r e n t ) ;
16 e n d f u n c t i o n : new
17
18 f u n c t i o n vo id b u i l d _ p h a s e ( uvm_phase phase ) ;
19 s u p e r . b u i l d _ p h a s e ( phase ) ;
20
21 g e t _ p o r t _ h 1 = new ( " g e t _ p o r t _ h 1 " , t h i s ) ;
22




26 e n d f u n c t i o n : b u i l d _ p h a s e
27
28 t a s k run ( ) ;
29 f o r e v e r b e g i n
30 i n t e g e r i = 0 ;
31 g e t _ p o r t _ h 1 . g e t ( a ) ;
32 g e t _ p o r t _ h 2 . g e t ( b ) ;
33 f o r ( i =0 ; i <511; i = i +1)
34 i f ( a [ i ] ! = b [ i + 1 ] )
35 $ d i s p l a y ( " E r r o r " ) ;
36
37 end
38 e n d t a s k : run
39
40 e n d c l a s s : sd_mmc_scoreboard
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I.9 Sequencer and Sequence Item
1 c l a s s s d _ m m c _ t r a n s a c t i o n e x t e n d s uvm_sequence_i tem ;
2
3
4 / / r and b i t d i r ;
5
6
7 / / r and d i r _ e d i r ;
8 r and b i t [ 3 1 : 0 ] a d d r e s s ;
9 r and b i t [ 7 : 0 ] d a t a ;
10
11
12 rand i n t c r e a t e _ d e l a y ;
13
14 c o n s t r a i n t d e f a u l t _ d e l a y _ v a l u e s {
15 s o f t c r e a t e _ d e l a y i n s i d e { [ 0 : 1 0 ] } ;
16 }
17
18 c o n s t r a i n t m a x _ w r i t e _ a d d r e s s
19 {
20 a d d r e s s < (2^21−513) ; }
21
22
23 f u n c t i o n new ( s t r i n g name = " " ) ;
I.9 Sequencer and Sequence Item 87
24 s u p e r . new ( name ) ;
25 e n d f u n c t i o n
26
27 ‘ u v m _ o b j e c t _ u t i l s _ b e g i n ( s d _ m m c _ t r a n s a c t i o n )
28 / / ‘uvm_f ie ld_enum ( d i r _ e , d i r , UVM_ALL_ON)
29 / / ‘ u v m _ f i e l d _ i n t ( d i r , UVM_ALL_ON)
30 ‘ u v m _ f i e l d _ i n t ( a d d r e s s , UVM_ALL_ON)
31 ‘ u v m _ f i e l d _ i n t ( da t a , UVM_ALL_ON)
32 ‘ u v m _ f i e l d _ i n t ( c r e a t e _ d e l a y , UVM_ALL_ON)
33 ‘ u v m _ o b j e c t _ u t i l s _ e n d
34
35
36 e n d c l a s s : s d _ m m c _ t r a n s a c t i o n
37
38
39 c l a s s sd_mmc_ in i t _ sequence e x t e n d s uvm_sequence # (
s d _ m m c _ t r a n s a c t i o n ) ;
40
41
42 ‘ u v m _ o b j e c t _ u t i l s ( sd_mmc_ in i t _ sequence )
43
44 f u n c t i o n new ( s t r i n g name = " " ) ;
45 s u p e r . new ( name ) ;
46 e n d f u n c t i o n : new
47
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48 t a s k body ( ) ;
49 b e g i n
50 s d _ m m c _ t r a n s a c t i o n s d _ t x ;
51 / / s d _ m m c _ t r a n s a c t i o n : : sd_ f rame s d _ f r a m e _ t x ;
52
53
54 s d _ t x = s d _ m m c _ t r a n s a c t i o n : : t y p e _ i d : : c r e a t e ( . name ( " s d _ t x "
) , . c o n t x t ( g e t _ f u l l _ n a m e ( ) ) ) ;
55
56 s t a r t _ i t e m ( s d _ t x ) ;
57 a s s e r t ( s d _ t x . r andomize ( ) ) ;
58 f i n i s h _ i t e m ( s d _ t x ) ;
59 end
60
61 e n d t a s k : body
62 e n d c l a s s : sd_mmc_ in i t _ sequence
63
64
65 t y p e d e f b i t [ 7 : 0 ] [ 5 1 1 : 0 ] f rame ;
66




2 ‘ i n c l u d e " uvm_macros . svh "
3
4 ‘ i n c l u d e " sd_mmc_pkg . sv "
5 / / ‘ i n c l u d e " sd_mmc . v "
6 ‘ i n c l u d e " sd_mmc_if . sv "
7
8 module t e s t ;
9 i m p o r t uvm_pkg : : * ;
10 i m p o r t sd_mmc_pkg : : * ;
11
12 / / I n t e r f a c e d e c l a r a t i o n
13 sd_mmc_if v i f ( ) ;
14
15 / / Connec t s t h e I n t e r f a c e t o t h e DUT
16 sd_mmc t o p (
17 v i f . s can_ in0 ,
18 v i f . scan_en ,
19 v i f . t e s t_mode ,
20 v i f . s can_ou t0 ,
21 v i f . c l k _ i ,
22 v i f . r s t _ i ,
23 v i f . a d d r e s s _ i ,
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24 v i f . d a t a _ i ,
25 v i f . da ta_o ,
26 v i f . s t r o b e _ i ,
27 v i f . we_i ,
28 v i f . ack_o ,
29 / / SPI l o g i c c l o c k
30 v i f . sp iSysClk ,
31 / / SPI bus
32 v i f . sp iClkOut ,
33 v i f . s p i D a t a I n ,
34 v i f . sp iDa taOut ,
35 v i f . spiCS_n
36 ) ;
37
38 s p i _ s d _ m o d e l U1 (
39 . r s t n ( v i f . r s t _ i ) ,
40 . s c l k ( v i f . s p i C l k O u t ) ,
41 . mosi ( v i f . s p i D a t a O u t ) ,
42 . miso ( v i f . s p i D a t a I n ) ,




47 i n i t i a l b e g i n
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48 / / R e g i s t e r s t h e I n t e r f a c e i n t h e c o n f i g u r a t i o n b l o c k so
t h a t o t h e r
49 / / b l o c k s can use i t
50 uvm_resource_db #( v i r t u a l sd_mmc_if ) : : s e t
51 ( . s cope ( " i f s " ) , . name ( " sd_mmc_if " ) , . v a l ( v i f ) ) ;
52
53 / / E x e c u t e s t h e t e s t
54 r u n _ t e s t ( ) ;
55 end
56
57 / / V a r i a b l e i n i t i a l i z a t i o n
58 i n i t i a l b e g i n
59 v i f . c l k _ i <= 1 ’ b0 ;
60 v i f . s p i S y s C l k <= 1 ’ b0 ;
61 end
62
63 / / Clock g e n e r a t i o n
64 a lways
65 #20 v i f . c l k _ i = ~ v i f . c l k _ i ;
66
67 a lways








2 c l a s s sd_mmc_tes t e x t e n d s u v m _ t e s t ;




7 sd_mmc_env sa_env ;
8
9 f u n c t i o n new ( s t r i n g name = " sd_mmc_tes t " ,
uvm_component p a r e n t = n u l l ) ;
10 s u p e r . new ( name , p a r e n t ) ;
11 e n d f u n c t i o n : new
12
13 f u n c t i o n vo id b u i l d _ p h a s e ( uvm_phase phase ) ;
14 s u p e r . b u i l d _ p h a s e ( phase ) ;
15 sa_env = sd_mmc_env : : t y p e _ i d : : c r e a t e ( .
name ( " sa_env " ) , . p a r e n t ( t h i s ) ) ;
16 e n d f u n c t i o n : b u i l d _ p h a s e
17
18 t a s k r u n _ p h a s e ( uvm_phase phase ) ;
19 sd_mmc_ in i t _ sequence s a _ s e q ;
20
21 phase . r a i s e _ o b j e c t i o n ( . o b j ( t h i s ) ) ;
I.11 Test 94
22 s a _ s e q = sd_mmc_ in i t _ sequence : :
t y p e _ i d : : c r e a t e ( . name ( " s a _ s e q
" ) , . c o n t x t ( g e t _ f u l l _ n a m e ( ) ) )
;
23 a s s e r t ( s a _ s e q . randomize ( ) ) ;
24 s a _ s e q . s t a r t ( sa_env . s a _ a g e n t .
s a _ s e q r ) ;
25 phase . d r o p _ o b j e c t i o n ( . o b j ( t h i s ) ) ;
26 e n d t a s k : r u n _ p h a s e
27 e n d c l a s s : sd_mmc_tes t
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I.12 SPI Model
1 / / SD Card , SPI mode , V e r i l o g s i m u l a t i o n model
2 / /
3 / / V e r s i o n h i s t o r y :
4 / / 1 . 0 2 0 1 6 . 0 6 . 1 3 1 s t r e l e a s e d by t s u h u a i . chan@gmail . com
5 / / Most o f t h e Card i n f o r m a t i o n i s r e f e r e n c e d
6 / / from Tosh iba 2G and 256MB SD c a r d
7 / /
8
9 / / p a r s e d commands :
10 / / CMD0, CMD8, CMD9, CMD10, CMD12, CMD13, CMD16, CMD17, CMD18,
11 / / CMD24, CMD25, CMD27, CMD55, CMD51, CMD58, ACMD13, ACMD51
12 / / Not p a r s e d command : ( s t i l l r e s p o n s e s based on spec )
13 / / CMD1, CMD6, CMD9, CMD10, CMD30, CMD32, CMD33, CMD42, CMD56,
14 / / CMD59, ACMD22, ACMD23, ACMD41, ACMD42
15
16 / / Memory s i z e o f t h i s model s h o u l d be 2GB, however on ly 2MB i s
17 / / implemened t o r e d u c e sys tem memory r e q u i r e d d u r i n g
s i m u l a t i o n .
18 / / The i n i t i a l v a l u e o f a l l i n t e r n a l memory i s w o r d _ a d d r e s s +3 .
19
20 / / D e t a i l command s t a t u s
21 / / 1 . c a r d r e s p o n s e o f ACMD51: n o t s u r e
22 / / 2 . l o c k / un lo ck : n o t implemented
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23 / / 3 . e r a s e : n o t implemented
24 / / 4 . r e a d m u l t i p l e b l o c k : seems v e r i f y OK
25 / / 5 . w r i t e s i n g l e b l o c k : seems v e r i f y OK
26 / / 6 . w r i t e m u l t i p l e b l o c k : n o t v e r i f i e d
27 / / 7 . p a r t i a l a c c e s s : n o t implemented
28 / / 8 . m i s a l i g n : no check
29 / / 9 . SDHC a d d r e s s : n o t v e r i f i e d
30
31
32 ‘ d e f i n e UD 1
33 module s p i _ s d _ m o d e l ( r s t n , ncs , s c l k , miso , mosi ) ;
34 i n p u t r s t n ;
35 i n p u t ncs ;
36 i n p u t s c l k ;
37 i n p u t mosi ;
38 o u t p u t miso ;
39
40 p a r a m e t e r tNCS = 1 ; / / 0 ~
41 p a r a m e t e r tNCR = 1 ; / / 1 ~ 8
42 p a r a m e t e r tNCX = 0 ; / / 0 ~ 8
43 p a r a m e t e r tNAC = 1 ; / / from CSD
44 p a r a m e t e r tNWR = 1 ; / / 1 ~
45 p a r a m e t e r tNBR = 0 ; / / 0 ~
46 p a r a m e t e r tNDS = 0 ; / / 0 ~
47 p a r a m e t e r tNEC = 0 ; / / 0 ~
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48 p a r a m e t e r tNRC = 1 ; / /
49
50 p a r a m e t e r MEM_SIZE = 2048*1024; / / 2M
51 p a r a m e t e r PowerOff = 0 ;
52 p a r a m e t e r PowerOn = 1 ;
53 p a r a m e t e r IDLE = 2 ;
54 p a r a m e t e r CmdBit47 = 3 ;
55 p a r a m e t e r CmdBit46 = 4 ;
56 p a r a m e t e r CommandIn = 5 ;
57 p a r a m e t e r CardResponse = 6 ;
58 p a r a m e t e r ReadCycle = 7 ;
59 p a r a m e t e r W r i t e C y c l e = 8 ;
60 p a r a m e t e r DataResponse = 9 ;
61 p a r a m e t e r CsdCidScr = 1 0 ;
62 p a r a m e t e r W r i t e S t o p = 1 1 ;
63 p a r a m e t e r WriteCRC = 1 2 ;
64
65 i n t e g e r i = 0 ; / / c o u n t e r i n d e x
66 i n t e g e r j = 0 ; / / c o u n t e r i n d e x
67 i n t e g e r k = 0 ; / / f o r MISO ( b i t c o u n t o f a b y t e )
68 i n t e g e r m = 0 ; / / f o r MOSI ( b i t c o u n t d u r i n g CMD12)
69
70
71 r e g miso ;
72 r e g [ 7 : 0 ] f lash_mem [ 0 : MEM_SIZE−1];
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73 r e g [ 7 : 0 ] t o k e n ; / / c a p t u r e d t o k e n d u r i n g CMD24, CMD25
74 r e g [ 1 5 : 0 ] c r c 1 6 _ i n ;
75 r e g [ 6 : 0 ] c r c 7 _ i n ;
76 r e g [ 7 : 0 ] s c k _ c n t ; / / 74 s c l k a f t e r power on
77 r e g [ 3 1 : 0 ] c s d _ r e g ;
78 r e g [ 3 1 : 0 ] b l o c k _ c n t ;
79 r e g i n i t _ d o n e ; / / must be d e f i n e d b e f o r e o c r . v
80 r e g [ 3 : 0 ] s t ; / / SD Card i n t e r n a l s t a t e
81 r e g app_cmd ; / /
82 r e g [ 7 : 0 ] d a t a i n ;
83 r e g [ 5 1 1 : 0 ] a s c i i _ c o m m a n d _ s t a t e ;
84 r e g [ 2 : 0 ] i s t ; / / i n i t i a l i z a t i o n s t a g e
85 r e g [ 4 5 : 0 ] cmd_in , s e r i a l _ i n ;
86 wi r e [ 5 : 0 ] cmd_index = cmd_in [ 4 5 : 4 0 ] ;
87 wi r e [ 3 1 : 0 ] a rgument = cmd_in [ 3 9 : 8 ] ;
88 wi r e [ 6 : 0 ] c r c = cmd_in [ 7 : 1 ] ;
89 wi r e r e a d _ s i n g l e = ( cmd_index == 17) ;
90 wi r e r e a d _ m u l t i = ( cmd_index == 18) ;
91 wi r e w r i t e _ s i n g l e = ( cmd_index == 24) ;
92 wi r e w r i t e _ m u l t i = ( cmd_index == 25) ;
93 wi r e pgm_csd = ( cmd_index == 27) ;
94 wi r e s e n d _ c s d = ( cmd_index == 9) ;
95 wi r e s e n d _ c i d = ( cmd_index == 10) ;
96 wi r e s e n d _ s c r = ( cmd_index == 51) && app_cmd ;
97 wi r e read_cmd = r e a d _ s i n g l e | r e a d _ m u l t i ;
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98 wi r e wr i te_cmd = w r i t e _ s i n g l e | w r i t e _ m u l t i ;
99 wi r e mem_rw = read_cmd | wr i te_cmd ;
100 r e g [ 3 1 : 0 ] s t a r t _ a d d r ;
101 r e g [ 3 1 : 0 ] b l o c k _ l e n ;
102 r e g [ 7 : 0 ] c a p t u r e _ d a t a ; / / f o r debugg ing
103 r e g [ 3 : 0 ] VHS; / / I n p u t VHS t h r o u g h MOSI
104 r e g [ 7 : 0 ] c h e c k _ p a t t e r n ; / / f o r CMD8
105 wi re [ 3 : 0 ] CARD_VHS = 4 ’ b000 ; / / SD c a r d a c c e p t v o l t a g e r a n g e
106 wi r e VHS_match = (VHS == CARD_VHS) ;
107 r e g [ 1 : 0 ] m u l t i _ s t ; / / f o r CMD25
108 r e g [ 4 5 : 0 ] s e r i a l _ i n 1 ; / / f o r CMD25
109 wi re [ 5 : 0 ] cmd_in1 = s e r i a l _ i n 1 [ 4 5 : 4 0 ] ; / / f o r CMD25
110 wi re s t o p _ t r a n s m i s s i o n = ( cmd_in1 == 12) ; / / f o r CMD25
111
112 / / Do n o t change t h e p o s i t i o n s o f t h e s e i n c l u d e f i l e s
113 / / Also , o c r . v must be i n c l u d e d b e f o r e csd . v
114 wi r e CCS = 1 ’ b0 ;
115 wi r e [ 3 1 : 0 ] OCR = { i n i t _ d o n e , CCS , 5 ’ b0 , 1 ’ b0 , 6 ’ b111111 , 3 ’
b000 , 12 ’ h000 } ; / / 3 . 0 ~ 3 . 6V, no S18A
116
117 wi r e [ 1 : 0 ] DAT_BUS_WIDTH = 2 ’ b00 ; / / 1 b i t
118 wi r e SECURE_MODE = 1 ’ b0 ; / / n o t i n s e c u r e mode
119 wi r e [ 1 5 : 0 ] SD_CARD_TYPE = 16 ’ h0000 ; / / r e g u l a r SD
120 wi re [ 3 1 : 0 ] SIZE_OF_PROTECTED_AREA = 32 ’ d2048 ; / /
121 / / p r o t e c t e d a r e a = SIZE_OF_PROTECTED_AREA * MULT * BLOCK_LEN
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122 wi r e [ 7 : 0 ] SPEED_CLASS = 8 ’ h4 ; / / c l a s s 10
123 wi r e [ 7 : 0 ] PERFORMANCE_MOVE = 8 ’ d100 ; / / 100MB/ s e c
124 wi r e [ 3 : 0 ] AU_SIZE = 7 ; / / 1MB
125 wi re [ 1 5 : 0 ] ERASE_SIZE = 16 ’ d100 ; / / E r a s e 100 AU
126 wi re [ 5 : 0 ] ERASE_TIMEOUT = 16 ’ d50 ; / / 50 s e c
127 wi r e [ 1 : 0 ] ERASE_OFFSET = 0 ; / / 0 s e c
128
129 wi r e [ 5 1 1 : 0 ] SSR = {DAT_BUS_WIDTH, SECURE_MODE, 6 ’ b0 , 6 ’ b0 ,
SD_CARD_TYPE, SIZE_OF_PROTECTED_AREA , SPEED_CLASS ,
PERFORMANCE_MOVE, AU_SIZE , 4 ’ b0 , ERASE_SIZE , ERASE_TIMEOUT ,
ERASE_OFFSET , 400 ’ b0 } ;
130
131
132 wi r e [ 7 : 0 ] MID = 8 ’ d02 ;
133 wi r e [ 1 5 : 0 ] OID = 16 ’ h544D ;
134 wi r e [ 3 9 : 0 ] PNM = "SD02G" ;
135 wi r e [ 7 : 0 ] PRV = 8 ’ h00 ;
136 wi r e [ 3 1 : 0 ] PSN = 32 ’ h6543a238 ;
137 wi r e [ 1 1 : 0 ] MDT = {4 ’ d15 , 8 ’ h12 } ;
138 wi r e [ 6 : 0 ] CID_CRC = 7 ’ b1100001 ; / / dummy
139 wi re [ 1 2 7 : 0 ] CID = {MID, OID , PNM, PRV, PSN , 4 ’ b0 , MDT, CID_CRC
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143
144
145 wi r e [ 1 : 0 ] CSD_VER = 2 ’ b00 ; / / Ver1 . 0
146 wi r e [ 7 : 0 ] TAAC = {1 ’ b0 , 4 ’ d7 , 3 ’ d2 } ; / / 3 .0*100 ns
147 wi r e [ 7 : 0 ] NSAC = 8 ’ d101 ;
148 wi r e [ 7 : 0 ] TRAN_SPEED = 8 ’ h32 ;
149 wi r e [ 3 : 0 ] READ_BL_LEN = 4 ’ d11 ; / / 2^READ_BL_LEN, 2048 b y t e s
150 wi r e READ_BL_PARTIAL = 1 ’ b1 ; / / a lways 1 i n SD c a r d
151 wi r e WRITE_BLK_MISALIGN = 1 ’ b0 ; / / c r o s s i n g p h y s i c a l b l o c a k
b o u n d a r i e s i s i n v a l i d
152 wi r e READ_BLK_MISALIGN = 1 ’ b0 ; / / c r o s s i n g p h y s i c a l b l o c a k
b o u n d a r i e s i s i n v a l i d
153 wi r e DSR_IMP = 1 ’ b0 ; / / no DSR implemented
154 wi r e [ 1 1 : 0 ] C_SIZE = 2047 ;
155 wi r e [ 2 : 0 ] VDD_R_CURR_MIN = 3 ’ d1 ; / / 1mA
156 wi re [ 2 : 0 ] VDD_R_CURR_MAX = 3 ’ d2 ; / / 10mA
157 wi re [ 2 : 0 ] VDD_W_CURR_MIN = 3 ’ d1 ; / / 1mA
158 wi re [ 2 : 0 ] VDD_W_CURR_MAX = 3 ’ d2 ; / / 10mA
159 wi re [ 2 : 0 ] C_SIZE_MULT = 3 ’ d7 ; / / MULT=512
160 wi r e ERASE_BLK_EN = 1 ’ b0 ; / / E r a s e i n u n i t o f SECTOR_SIZE
161 wi re [ 6 : 0 ] SECTOR_SIZE = 7 ’ d127 ; / / 128 WRITE BLOCK
162 wi re [ 6 : 0 ] WP_GRP_SIZE = 7 ’ d127 ; / / 128
163 wi r e WP_GRP_ENABLE = 1 ’ b0 ; / / no GROUP WP
164 wi re [ 2 : 0 ] R2W_FACTOR = 3 ’ d0 ;
165 wi r e [ 3 : 0 ] WRITE_BL_LEN = READ_BL_LEN ;
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166 wi r e WRITE_BL_PARTIAL = 1 ’ b0 ; / /
167 wi r e iFILE_FORMAT_GRP = 1 ’ b0 ;
168 wi r e iCOPY = 1 ’ b0 ;
169 wi r e iPERM_WRITE_PROTECT = 1 ’ b0 ; / / DISABLE PERMENTAL WRITE
PROTECT
170 wi re iTMP_WRITE_PROTECT = 1 ’ b0 ; / /
171 wi r e [ 1 : 0 ] iFILE_FORMAT = 1 ’ b0 ; / /
172 wi r e [ 6 : 0 ] iCSD_CRC = 7 ’ b1010001 ; / / dummy
173
174 r e g FILE_FORMAT_GRP ;
175 r e g COPY;
176 r e g PERM_WRITE_PROTECT ;
177 r e g TMP_WRITE_PROTECT ;
178 r e g [ 1 : 0 ] FILE_FORMAT ;
179 r e g [ 6 : 0 ] CSD_CRC ;
180
181 wi r e v1 sds c = (CSD_VER == 0) & ~CCS ; / / Ver 1 , SDSC
182 wi re v2 sds c = (CSD_VER == 1) & ~CCS ; / / Ver 2 , SDSC
183 wi re v2sdhc = (CSD_VER == 1) & CCS ; / / Ver 2 , SDHC
184 wi re s d s c = ~CCS ;
185
186
187 wi r e [ 1 2 7 : 0 ] CSD = {CSD_VER, 6 ’ b0 , TAAC, NSAC, TRAN_SPEED , 12 ’
b0101_1011_0101 , READ_BL_LEN,
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188 READ_BL_PARTIAL , WRITE_BLK_MISALIGN ,
READ_BLK_MISALIGN , DSR_IMP ,
189 2 ’ b0 , C_SIZE , VDD_R_CURR_MIN, VDD_R_CURR_MAX,
VDD_W_CURR_MIN,
190 VDD_W_CURR_MAX, C_SIZE_MULT , ERASE_BLK_EN ,
SECTOR_SIZE ,
191 WP_GRP_SIZE , WP_GRP_ENABLE, 2 ’ b00 , R2W_FACTOR,
WRITE_BL_LEN ,
192 WRITE_BL_PARTIAL , 5 ’ b0 , FILE_FORMAT_GRP , COPY,
PERM_WRITE_PROTECT,





197 wi r e OUT_OF_RANGE = 1 ’ b0 ;
198 wi r e ADDRESS_ERROR = 1 ’ b0 ;
199 wi r e BLOCK_LEN_ERROR = 1 ’ b0 ;
200 wi r e ERASE_SEQ_ERROR = 1 ’ b0 ;
201 wi r e ERASE_PARAM = 1 ’ b0 ;
202 wi r e WP_VIOLATION = 1 ’ b0 ;
203 wi r e CARD_IS_LOCKED = 1 ’ b0 ;
204 wi r e LOCK_UNLOCK_FAILED = 1 ’ b0 ;
205 wi r e COM_CRC_ERROR = 1 ’ b0 ;
206 wi r e ILLEGAL_COMMAND = 1 ’ b0 ;
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207 wi r e CARD_ECC_FAILED = 1 ’ b0 ;
208 wi r e CC_ERROR = 1 ’ b0 ;
209 wi r e ERROR = 1 ’ b0 ;
210 wi r e CSD_OVERWRITE = 1 ’ b0 ;
211 wi r e WP_ERASE_SKIP = 1 ’ b0 ;
212 wi r e CARD_ECC_DISABLE = 1 ’ b0 ;
213 wi r e ERASE_RESET = 1 ’ b0 ;
214 wi r e [ 3 : 0 ] CURRENT_ST = 1 ; / / r e a d y
215 wi r e READY_FOR_DATA = 1 ’ b1 ;
216 wi r e APP_CMD = 1 ’ b0 ;
217 wi r e AKE_SEQ_ERROR = 1 ’ b0 ;
218 wi r e IN_IDLE_ST = (CURRENT_ST == 4 ’ b1 ) ;
219
220 wi r e [ 1 5 : 0 ] CSR = {OUT_OF_RANGE, ADDRESS_ERROR, BLOCK_LEN_ERROR
, ERASE_SEQ_ERROR ,




223 ERROR, 2 ’ b0 , CSD_OVERWRITE, WP_ERASE_SKIP ,
CARD_ECC_DISABLE ,
224 ERASE_RESET , CURRENT_ST, READY_FOR_DATA, 2 ’
b0 , APP_CMD, 1 ’ b0 ,
225 AKE_SEQ_ERROR, 3 ’ b0 } ;
226
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227 wi r e [ 3 : 0 ] SCR_STRUCTURE = 4 ’ d0 ; / / Ver1 . 0
228 wi r e [ 3 : 0 ] SD_SPEC = 4 ’ d2 ; / / Ver2 . 0 o r 3 . 0
229 wi r e DATA_STAT_AFTER_ERASE = 1 ’ b1 ;
230 wi r e [ 2 : 0 ] SD_SECURITY = 3 ’ d4 ; / / Ver3 . 0 0
231 wi r e [ 3 : 0 ] SD_BUS_WIDTHS = 4 ’ b0001 ; / / / 1 b i t
232 wi r e SD_SPEC3 = 1 ’ b1 ; / / Ver3 . 0
233 wi r e [ 1 3 : 0 ] CMD_SUPPORT = 14 ’ b0 ; / /
234 wi r e [ 6 3 : 0 ] SCR = {SCR_STRUCTURE, SD_SPEC ,
DATA_STAT_AFTER_ERASE , SD_SECURITY , SD_BUS_WIDTHS , SD_SPEC3 ,





239 t a s k R1 ;
240 i n p u t [ 7 : 0 ] d a t a ;
241 b e g i n
242 / / $ d i s p l a y ( " SD R1 : 0x%2h a t %0t ns " , da t a , $ r e a l t i m e ) ;
243 k = 0 ;
244 w h i l e ( k < 8) b e g i n
245 @( negedge s c l k ) miso = d a t a [7−k ] ;
246 k = k + 1 ;
247 end
248 end
249 e n d t a s k
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250
251 t a s k R1b ;
252 i n p u t [ 7 : 0 ] d a t a ;
253 b e g i n
254 / / $ d i s p l a y ( " SD R1B : 0x%2h a t %0t ns " , da t a , $ r e a l t i m e ) ;
255 k = 0 ;
256 w h i l e ( k < 8) b e g i n
257 @( negedge s c l k ) miso = d a t a [7−k ] ;
258 k = k + 1 ;
259 end
260 end
261 e n d t a s k
262
263 t a s k R2 ;
264 i n p u t [ 1 5 : 0 ] d a t a ;
265 b e g i n
266 / / $ d i s p l a y ( " SD R2 : 0x%2h a t %0t ns " , da t a , $ r e a l t i m e ) ;
267 k = 0 ;
268 w h i l e ( k < 16) b e g i n
269 @( negedge s c l k ) miso = d a t a [15−k ] ;
270 k = k + 1 ;
271 end
272 end
273 e n d t a s k
274
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275 t a s k R3 ;
276 i n p u t [ 3 9 : 0 ] d a t a ;
277 b e g i n
278 / / $ d i s p l a y ( " SD R3 : 0x%10h a t %0t ns " , da t a , $ r e a l t i m e ) ;
279 f o r ( k =0; k < 4 0 ; k = k + 1) b e g i n
280 @( negedge s c l k ) ;
281 miso = d a t a [39 − k ] ;
282 end
283 end
284 e n d t a s k
285
286 t a s k R7 ;
287 i n p u t [ 3 9 : 0 ] d a t a ;
288 b e g i n
289 / / $ d i s p l a y ( " SD R7 : 0x%10h a t %0t ns " , da t a , $ r e a l t i m e ) ;
290 k = 0 ;
291 w h i l e ( k < 40) b e g i n
292 @( negedge s c l k ) miso = d a t a [39−k ] ;
293 k = k + 1 ;
294 end
295 end
296 e n d t a s k
297
298 t a s k DataOut ;
299 i n p u t [ 7 : 0 ] d a t a ;
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300 b e g i n
301 / / $ d i s p l a y ( " SD DataOut 0x%2H a t %0t ns " , da t a , $ r e a l t i m e ) ;
302 k = 0 ;
303 w h i l e ( k < 8) b e g i n
304 @( negedge s c l k ) miso = d a t a [7 − k ] ;
305 k = k + 1 ;
306 end
307 end
308 e n d t a s k
309
310 t a s k Da t a I n ;
311 b e g i n
312 f o r ( k = 7 ; k >= 0 ; k = k − 1) b e g i n
313 / / $ d i s p l a y ( " c a p t u r e _ d a t a = %d " , c a p t u r e _ d a t a ) ;
314 @( posedge s c l k ) c a p t u r e _ d a t a [ k ] = mosi ;
315 end
316 / / $ d i s p l a y ( " SD D a t a I n : %2h a t %0t ns " , c a p t u r e _ d a t a ,
$ r e a l t i m e ) ;
317 end
318 e n d t a s k
319
320 a lways @( * ) b e g i n
321 i f ( pgm_csd ) c s d _ r e g = argument ;
322 end
323
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324 t a s k CRCOut ;
325 i n p u t [ 1 5 : 0 ] d a t a ;
326 b e g i n
327 / / $ d i s p l a y ( " SD CRC Out 0x%4H a t %0t ns " , da t a , $ r e a l t i m e ) ;
328 k = 0 ;
329 w h i l e ( k < 16) b e g i n
330 @( negedge s c l k ) miso = d a t a [15 − k ] ;
331 k = k + 1 ;
332 end
333 end
334 e n d t a s k
335
336 t a s k TokenOut ;
337 i n p u t [ 7 : 0 ] d a t a ;
338 b e g i n
339 / / $ d i s p l a y ( " SD TokenOut 0x%2H a t %0t ns " , da t a , $ r e a l t i m e )
;
340 k = 0 ;
341 w h i l e ( k < 8) b e g i n
342 @( negedge s c l k ) miso = d a t a [7 − k ] ;
343 k = k + 1 ;
344 end
345 end
346 e n d t a s k
347
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348
349 a lways @( * ) b e g i n
350 i f (~ pgm_csd ) b e g i n
351 FILE_FORMAT_GRP = iFILE_FORMAT_GRP ;
352 COPY = iCOPY ;
353 PERM_WRITE_PROTECT = iPERM_WRITE_PROTECT ;
354 TMP_WRITE_PROTECT = iTMP_WRITE_PROTECT ;
355 FILE_FORMAT = iFILE_FORMAT ;
356 CSD_CRC = iCSD_CRC ;
357 end
358 e l s e b e g i n
359 FILE_FORMAT_GRP = argument [ 1 5 ] ;
360 COPY = argument [ 1 4 ] ;
361 PERM_WRITE_PROTECT = argument [ 1 3 ] ;
362 TMP_WRITE_PROTECT = argument [ 1 2 ] ;
363 FILE_FORMAT = argument [ 1 1 : 1 0 ] ;





369 a lways @( * ) b e g i n
370 i f (~ r s t n ) app_cmd = 1 ’ b0 ;
371 e l s e i f ( cmd_index == 55 && s t == IDLE ) app_cmd = 1 ;
372 e l s e i f ( cmd_index != 55 && s t == IDLE ) app_cmd = 0 ;
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373 end
374
375 a lways @( * ) b e g i n
376 i f ( s d s c && mem_rw ) s t a r t _ a d d r = argument ;




380 / * a lways @( * ) b e g i n
381 i f ( v2sdhc ) b l o c k _ l e n = 512 ;
382 e l s e i f ( s d s c && cmd_index == 0) b l o c k _ l e n = (READ_BL_LEN ==
9) ? 512 : (READ_BL_LEN == 10) ? 1024 : 2048 ;
383 e l s e i f ( s d s c && cmd_index == 16) b l o c k _ l e n = argument
[ 3 1 : 0 ] ;
384 end
385 * /
386 a lways @( * ) b e g i n
387 i f ( cmd_index == 8) VHS = argument [ 1 1 : 8 ] ;
388 i f ( cmd_index == 8) c h e c k _ p a t t e r n = argument [ 7 : 0 ] ;
389 end
390
391 a lways @( * ) b e g i n
392 i f ( i s t == 0 && cmd_index == 0) b e g i n
393 $ d i s p l a y ( "iCMD0 a t %0t ns " , $ r e a l t i m e ) ;
394 i s t <= 1 ;




398 / / i f ( i s t == 1 && cmd_index == 8) b e g i n
399 i f ( i s t == 1) b e g i n
400 / / $ d i s p l a y ( " iCMD8 a t %0t ns " , $ r e a l t i m e ) ;
401 i s t <= 2 ;
402 end
403
404 i f ( i s t == 2 && cmd_index == 0)
405 b e g i n
406 $ d i s p l a y ( " . . " ) ;
407
408 end
409 / / i f ( i s t == 2 && cmd_index == 58) b e g i n
410
411 i f ( i s t == 2) b e g i n
412 / / $ d i s p l a y ( " iCMD58 a t %0t ns " , $ r e a l t i m e ) ;
413 i s t <= 3 ;
414 end
415
416 / / i f ( i s t == 3 && cmd_index == 55) b e g i n
417 i f ( i s t == 3) b e g i n
418 / / $ d i s p l a y ( " iCMD55 a t %0t ns " , $ r e a l t i m e ) ;
419 i s t <= 4 ;
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420 end
421 i f ( i s t == 4 && cmd_index == 1) b e g i n
422 $ d i s p l a y ( "iCMD1 a t %0t ns " , $ r e a l t i m e ) ;
423 i s t <= 5 ;
424 end
425 i f ( i s t == 5 && cmd_index == 58 && CSD_VER == 1) b e g i n
426 $ d i s p l a y ( " iCMD58 a t %0t ns " , $ r e a l t i m e ) ;
427 i s t <= 6 ;
428 end
429 e l s e i f ( i s t == 5 && CSD_VER == 0) i s t <= 6 ;
430 i f ( i s t == 6 && s t == IDLE ) b e g i n
431 $ d i s p l a y ( " I n i t Done a t %0t ns " , $ r e a l t i m e ) ;
432 i f ( v2sdhc ) $ d i s p l a y ( " Ver 2 , SDHC d e t e c t e d " ) ;
433 e l s e i f ( v2 sd sc ) $ d i s p l a y ( " Ver 2 , SDSC d e t e c t e d " ) ;
434 e l s e i f ( v1 sd sc ) $ d i s p l a y ( " Ver 1 , SDSC d e t e c t e d " ) ;
435 i n i t _ d o n e = 1 ;




440 a lways @( * ) b e g i n
441 i f ( s t == ReadCycle ) b e g i n
442 / / $ d i s p l a y ( " r e a d c y c l e " ) ;
443 c a s e ( m u l t i _ s t )
444 0 :
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445 b e g i n
446 @( posedge s c l k ) i f (~ ncs && ~mosi ) m u l t i _ s t = 1 ; e l s e
m u l t i _ s t = 0 ;
447 end
448 1 :
449 b e g i n




453 b e g i n
454 m = 0 ;
455 w h i l e (m < 46) b e g i n
456 @( posedge s c l k ) s e r i a l _ i n 1 [45−m] = mosi ;
457 #1 m = m + 1 ;
458 end
459 m u l t i _ s t = 0 ;
460 end




465 a lways @( * ) b e g i n
466 / / $ m o n i t o r ( " cmd_in = %d " , cmd_in [ 4 5 : 4 0 ] ) ;
467 c a s e ( s t )
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468 PowerOff :
469 b e g i n
470 @( posedge r s t n ) s t <= PowerOn ;
471 end
472 PowerOn :
473 b e g i n
474 i f ( s c k _ c n t < 73) b e g i n
475 @( posedge s c l k ) s c k _ c n t = s c k _ c n t + 1 ;
476 end




480 b e g i n
481 @( posedge s c l k ) i f (~ ncs && ~mosi ) s t <= CmdBit46 ; e l s e
s t <= IDLE ;
482 end
483 CmdBit46 :
484 b e g i n
485 @( posedge s c l k ) ; i f ( mosi ) s t <= CommandIn ; e l s e s t <=
CmdBit46 ;
486 end
487 CommandIn : / / c a p t u r e command i n p u t −> NCR
488 b e g i n
489 f o r ( i = 0 ; i < 4 6 ; i = i + 1) b e g i n
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490 @( posedge s c l k ) ; s e r i a l _ i n [45− i ] = mosi ;
491 end
492 cmd_in = s e r i a l _ i n ;
493 / / $ m o n i t o r ( " cmd_in = %d " , s e r i a l _ i n [ 4 5 : 4 0 ] ) ;
494 r e p e a t ( tNCR *8) @( posedge s c l k ) ;
495 s t <= CardResponse ;
496 end
497 CardResponse : / / CardResponse −> d e l a y
498 b e g i n
499 i f (~ app_cmd ) b e g i n
500
501 c a s e ( cmd_index )
502 6 ’ d0 : R1 ( 8 ’ b0000_0001 ) ;
503 6 ’ d41 : R1 ( 8 ’ b0 ) ;
504 6 ’ d17 ,
505 6 ’ d1 ,
506 6 ’ d6 ,
507 6 ’ d16 ,
508 6 ’ d18 ,
509 6 ’ d24 ,
510 6 ’ d25 ,
511 6 ’ d27 ,
512 6 ’ d30 ,
513 6 ’ d32 ,
514 6 ’ d33 ,
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515 6 ’ d42 ,
516 6 ’ d55 ,
517 6 ’ d56 ,
518 6 ’ d59 : R1 ( 8 ’ b0110_1010 ) ;
519 6 ’ d9 ,
520 6 ’ d10 : i f ( i n i t _ d o n e ) R1 ( 8 ’ b1010_0001 )
; e l s e R1(0000 _0100 ) ;
521 6 ’ d12 ,
522 6 ’ d28 ,
523 6 ’ d29 ,
524 6 ’ d38 : R1b ( 8 ’ b0011_1010 ) ;
525 6 ’ d8 : i f ( VHS_match ) b e g i n
526 $ d i s p l a y ( " VHS match " ) ;
527 R7 ( {8 ’ h01 | ( VHS_match ? 8 ’
h04 : 8 ’ h00 ) , 20 ’ h00000 ,
VHS, c h e c k _ p a t t e r n } ) ;
528 end
529 e l s e b e g i n
530 $ d i s p l a y ( " VHS n o t match " )
;
531 R7 ( {8 ’ h01 | ( VHS_match ? 8 ’
h04 : 8 ’ h00 ) , 20 ’ h00000 ,
4 ’ b0 , c h e c k _ p a t t e r n } ) ;
532 end
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533 6 ’ d13 : R2 ( {1 ’ b0 , OUT_OF_RANGE, ADDRESS_ERROR,
ERASE_SEQ_ERROR , COM_CRC_ERROR,
534 ILLEGAL_COMMAND,
ERASE_RESET , IN_IDLE_ST ,
OUT_OF_RANGE |
CSD_OVERWRITE,






537 6 ’ d58 : R3 ( {8 ’ b0000_0000 , OCR} ) ;
538 d e f a u l t : R1 ( 8 ’ b0000_0100 ) ; / / i l l e g a l
command
539 e n d c a s e
540 end
541 e l s e i f (~ r e a d _ m u l t i ) b e g i n
542 c a s e ( cmd_index )
543 6 ’ d22 ,
544 5 ’ d23 ,
545 6 ’ d41 ,
546 6 ’ d42 ,
547 6 ’ d51 : R1 ( 8 ’ b0000_0000 ) ;
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548 6 ’ d13 : R2 ( {1 ’ b0 , OUT_OF_RANGE, ADDRESS_ERROR,
ERASE_SEQ_ERROR , COM_CRC_ERROR,
549 ILLEGAL_COMMAND, ERASE_RESET
, IN_IDLE_ST , OUT_OF_RANGE
| CSD_OVERWRITE,






552 d e f a u l t : R1 ( 8 ’ b0000_0100 ) ; / / i l l e g a l
command
553 e n d c a s e
554 end
555
556 @( posedge s c l k ) ;
557
558 / / $ d i s p l a y ( " read_cmd = %b " , read_cmd ) ;
559 i f ( read_cmd && i n i t _ d o n e / *&& ~ s t o p _ t r a n s m i s s i o n * / )
b e g i n
560
561 / / $ d i s p l a y ( " j u s t a f t e r " ) ;
562 miso = 1 ;
563 r e p e a t ( tNAC*8) @( posedge s c l k ) ;
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564 s t <= ReadCycle ;
565 end
566 e l s e i f ( read_cmd && i n i t _ d o n e && s t o p _ t r a n s m i s s i o n )
b e g i n
567 miso = 1 ;
568 r e p e a t ( tNEC *8) @( posedge s c l k ) ;
569 s t <= IDLE ;
570 end
571 e l s e i f ( ( s e n d _ c s d | | s e n d _ c i d | | s e n d _ s c r ) && i n i t _ d o n e
) b e g i n
572 miso = 1 ;
573 r e p e a t ( tNCX*8) @( posedge s c l k ) ;
574 s t <= CsdCidScr ;
575 end
576 e l s e i f ( wr i te_cmd && i n i t _ d o n e ) b e g i n
577 miso = 1 ;
578 r e p e a t (tNWR*8) @( posedge s c l k ) ;
579 s t <= W r i t e C y c l e ;
580 end
581 e l s e b e g i n
582 r e p e a t ( tNEC *8) @( posedge s c l k ) ;
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587 b e g i n
588 i f ( s e n d _ c s d ) b e g i n
589 DataOut (CSD[ 1 2 7 : 1 2 0 ] ) ;
590 DataOut (CSD[ 1 1 9 : 1 1 2 ] ) ;
591 DataOut (CSD[ 1 1 1 : 1 0 4 ] ) ;
592 DataOut (CSD [ 1 0 3 : 9 6 ] ) ;
593 DataOut (CSD [ 9 5 : 8 8 ] ) ;
594 DataOut (CSD [ 8 7 : 8 0 ] ) ;
595 DataOut (CSD [ 7 9 : 7 2 ] ) ;
596 DataOut (CSD [ 7 1 : 6 4 ] ) ;
597 DataOut (CSD [ 6 3 : 5 6 ] ) ;
598 DataOut (CSD [ 5 5 : 4 8 ] ) ;
599 DataOut (CSD [ 4 7 : 4 0 ] ) ;
600 DataOut (CSD [ 3 9 : 3 2 ] ) ;
601 DataOut (CSD [ 3 1 : 2 4 ] ) ;
602 DataOut (CSD [ 2 3 : 1 6 ] ) ;
603 DataOut (CSD [ 1 5 : 8 ] ) ;
604 DataOut (CSD [ 7 : 0 ] ) ;
605 end
606 e l s e i f ( s e n d _ c i d ) b e g i n
607 DataOut ( CID [ 1 2 7 : 1 2 0 ] ) ;
608 DataOut ( CID [ 1 1 9 : 1 1 2 ] ) ;
609 DataOut ( CID [ 1 1 1 : 1 0 4 ] ) ;
610 DataOut ( CID [ 1 0 3 : 9 6 ] ) ;
611 DataOut ( CID [ 9 5 : 8 8 ] ) ;
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612 DataOut ( CID [ 8 7 : 8 0 ] ) ;
613 DataOut ( CID [ 7 9 : 7 2 ] ) ;
614 DataOut ( CID [ 7 1 : 6 4 ] ) ;
615 DataOut ( CID [ 6 3 : 5 6 ] ) ;
616 DataOut ( CID [ 5 5 : 4 8 ] ) ;
617 DataOut ( CID [ 4 7 : 4 0 ] ) ;
618 DataOut ( CID [ 3 9 : 3 2 ] ) ;
619 DataOut ( CID [ 3 1 : 2 4 ] ) ;
620 DataOut ( CID [ 2 3 : 1 6 ] ) ;
621 DataOut ( CID [ 1 5 : 8 ] ) ;
622 DataOut ( CID [ 7 : 0 ] ) ;
623 end
624 e l s e i f ( s e n d _ s c r ) b e g i n
625 DataOut (SCR [ 6 3 : 5 6 ] ) ;
626 DataOut (SCR [ 5 5 : 4 8 ] ) ;
627 DataOut (SCR [ 4 7 : 4 0 ] ) ;
628 DataOut (SCR [ 3 9 : 3 2 ] ) ;
629 DataOut (SCR [ 3 1 : 2 4 ] ) ;
630 DataOut (SCR [ 2 3 : 1 6 ] ) ;
631 DataOut (SCR [ 1 5 : 8 ] ) ;
632 DataOut (SCR [ 7 : 0 ] ) ;
633 end
634 @( posedge s c l k ) ;
635 r e p e a t ( tNEC *8) @( posedge s c l k ) ;
636 s t <= IDLE ;
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637 end
638 ReadCycle : / / S t a r t Token −> Data −> CRC( s t u c k e d a t 16 ’hAAAA)
−> NEC( or NAC)
639 b e g i n
640
641 i f ( r e a d _ s i n g l e ) b e g i n
642
643 TokenOut ( 8 ’ hFE ) ; / / S t a r t Token
644 f o r ( i = 0 ; i < 512 ; i = i + 1) b e g i n
645 DataOut ( f lash_mem [ s t a r t _ a d d r + i ] ) ;
646 end
647 CRCOut (16 ’ haaaa ) ; / / CRC[ 1 5 : 0 ]
648 @( posedge s c l k ) ;
649 r e p e a t ( tNEC *8) @( negedge s c l k ) ;
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677 e l s e i f ( r e a d _ m u l t i ) b e g i n : loop_1
678 f o r ( j = 0 ; j > 0 ; j = j + 1) b e g i n
679 TokenOut ( 8 ’ hFE ) ; / / S t a r t Token
680 i = 0 ;
681 w h i l e ( i < b l o c k _ l e n ) b e g i n
682 DataOut ( f lash_mem [ s t a r t _ a d d r + i + b l o c k _ l e n * j ] ) ;
683 i = i + 1 ;
684 end
685 CRCOut (16 ’ haaaa ) ;
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686 i f ( s t o p _ t r a n s m i s s i o n ) b e g i n / / check
s t o p _ t x a t end of each d a t a b l o c k ?
687 r e p e a t ( tNEC *8) @( posedge s c l k ) ;
688 $ d i s p l a y ( "STOP t r a n s m i s s i o n " ) ;
689 @( posedge s c l k ) b e g i n
690 R1 ( 8 ’ b0000_0000 ) ;
691 r e p e a t ( tNEC *8) @( posedge
s c l k ) ;
692 s t <= IDLE ;
693 d i s a b l e loop_1 ;
694 end
695 end
696 e l s e r e p e a t ( tNAC*8) @( negedge s c l k ) ;
697 end
698 r e p e a t ( tNEC *8) @( posedge s c l k ) ;




703 W r i t e C y c l e : / / S t a r t Token −> Data
704 b e g i n
705 i = 0 ;
706 w h i l e ( i < 8 ) b e g i n
707 @( posedge s c l k ) t o k e n [7− i ] = mosi ;
708 i = i + 1 ;
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709 end
710 i f ( t o k e n == 8 ’ h f e && w r i t e _ s i n g l e ) $ d i s p l a y ( " S i n g l e
Wr i t e S t a r t Token OK" ) ;
711 e l s e i f ( t o k e n != 8 ’ h f e && w r i t e _ s i n g l e ) $ d i s p l a y ( "
S i n g l e Wr i t e S t a r t Token NG" ) ;
712 i f ( t o k e n == 8 ’ h f c && w r i t e _ m u l t i ) $ d i s p l a y ( " M u l t i b l o c k
Wr i t e S t a r t Token OK" ) ;
713 e l s e i f ( ( t o k e n != 8 ’ h f c && t o k e n != 8 ’ hfd ) &&
w r i t e _ m u l t i ) $ d i s p l a y ( " M u l t i b l o c k Wr i t e S t a r t Token
NG" ) ;
714 i f ( t o k e n == 8 ’ hfd && w r i t e _ m u l t i ) b e g i n
715 $ d i s p l a y ( " M u l t i b l o c k Wr i t e S top Token " ) ;
716 s t <= W r i t e S t o p ;
717 end
718 i = 0 ;
719 w h i l e ( i < b l o c k _ l e n ) b e g i n
720 Da t a I n ;
721 flash_mem [ s t a r t _ a d d r + i ] = c a p t u r e _ d a t a ;
722 i = i + 1 ;
723 end
724 s t <= WriteCRC ;
725 end
726 WriteCRC : / / C a p t u r e incoming CRC of d a t a
727 b e g i n
728 i = 0 ;
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729 w h i l e ( i < 16) b e g i n
730 @( posedge s c l k ) c r c 1 6 _ i n [15− i ] = mosi ;
731 i = i + 1 ;
732 end
733 s t <= DataResponse ;
734 end
735 DataResponse : / / A l l c l o c k a f t e r d a t a r e s p o n s e CRC
736 b e g i n
737 DataOut ( 8 ’ b00000101 ) ;
738 @( negedge s c l k ) ; miso = 0 ;
739 r e p e a t ( tNEC *8) @( negedge s c l k ) ;
740
741 r e p e a t ( tNDS *8) @( negedge s c l k ) ;
742 miso = 1 ’ bz ;
743 @( negedge s c l k ) ;
744 miso = 1 ’ b0 ;
745 r e p e a t ( 1 0 0 ) @( negedge s c l k ) ;
746 miso = 1 ;
747 @( negedge s c l k ) ;
748 miso = 1 ;
749 r e p e a t ( 5 ) @( posedge s c l k ) ;
750 i f ( w r i t e _ s i n g l e ) s t <= IDLE ;
751 e l s e i f ( w r i t e _ m u l t i ) s t <= W r i t e C y c l e ;
752 end
753 W r i t e S t o p :
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754 b e g i n
755 r e p e a t ( tNBR *8) @( posedge s c l k ) ;
756 miso = 0 ;
757 r e p e a t ( tNEC *8) @( posedge s c l k ) ;
758 r e p e a t ( tNDS *8) @( posedge s c l k ) miso = 1 ’ bz ;
759 @( posedge s c l k ) miso = 1 ’ b0 ;
760 #1000000; / / 1ms p r o c e s s i n g t ime f o r each b l o c k
programming
761 @( posedge s c l k ) miso = 1 ’ b1 ;
762 r e p e a t ( tNEC *8) @( posedge s c l k ) ;
763 @( posedge s c l k ) ;
764 s t <= IDLE ;
765 end
766 d e f a u l t : s t <= IDLE ;
767 e n d c a s e
768 end
769
770 a lways @( s t ) b e g i n
771 c a s e ( s t )
772 PowerOff : a s c i i _ c o m m a n d _ s t a t e = " PowerOff " ;
773 PowerOn : a s c i i _ c o m m a n d _ s t a t e = " PowerOn " ;
774 IDLE : a s c i i _ c o m m a n d _ s t a t e = " IDLE" ;
775 CmdBit47 : a s c i i _ c o m m a n d _ s t a t e = " CmdBit47 " ;
776 CmdBit46 : a s c i i _ c o m m a n d _ s t a t e = " CmdBit46 " ;
777 CommandIn : a s c i i _ c o m m a n d _ s t a t e = " CommandIn " ;
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778 CardResponse : a s c i i _ c o m m a n d _ s t a t e = " CardResponse " ;
779 ReadCycle : a s c i i _ c o m m a n d _ s t a t e = " ReadCycle " ;
780 W r i t e C y c l e : a s c i i _ c o m m a n d _ s t a t e = " W r i t e C y c l e " ;
781 DataResponse : a s c i i _ c o m m a n d _ s t a t e = " DataResponse " ;
782 CsdCidScr : a s c i i _ c o m m a n d _ s t a t e = " CsdCidScr " ;
783 W r i t e S t o p : a s c i i _ c o m m a n d _ s t a t e = " W r i t e S t o p " ;
784 WriteCRC : a s c i i _ c o m m a n d _ s t a t e = " WriteCRC " ;
785 d e f a u l t : a s c i i _ c o m m a n d _ s t a t e = "ERROR" ;
786 e n d c a s e
787 end
788
789 i n i t i a l
790 b e g i n
791 s c k _ c n t = 0 ;
792 cmd_in = 46 ’ h 3 f f f f f f f f f f f ;
793 s e r i a l _ i n = 46 ’ h0 ;
794 c r c 1 6 _ i n = 16 ’ h0 ;
795 c r c 7 _ i n = 7 ’ h0 ;
796 t o k e n = 8 ’ h0 ;
797 s t <= PowerOff ;
798 miso = 1 ’ b1 ;
799 i n i t _ d o n e = 0 ;
800 i s t = 0 ;
801 c a p t u r e _ d a t a = 8 ’ h0 ;
802 s t a r t _ a d d r = 32 ’ h0 ;
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803 VHS = 4 ’ h0 ;
804 s e r i a l _ i n 1 = 46 ’ h0 ;
805 m u l t i _ s t = 0 ;
806 b l o c k _ l e n = 512 ;
807 f o r ( i = 0 ; i < MEM_SIZE − 1 ; i = i + 1) b e g i n
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I.13 Wishbone Model
1 / /
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
2 / / / /
/ / / /
3 / / / / wb_master_model . v
/ / / /
4 / / / /
/ / / /
5 / / / / Th i s f i l e i s p a r t o f t h e SPI IP c o r e p r o j e c t
/ / / /
6 / / / / h t t p : / / www. o p e n c o r e s . o rg / p r o j e c t s / s p i /
/ / / /
7 / / / /
/ / / /
8 / / / / Author ( s ) :
/ / / /
9 / / / / − Simon S r o t ( s imons@opencores . o rg )
/ / / /
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10 / / / /
/ / / /
11 / / / / Based on :
/ / / /
12 / / / / − i 2 c / bench / v e r i l o g / wb_master_model . v
/ / / /
13 / / / / C o p y r i g h t (C) 2001 R i c h a r d H e r v e i l l e
/ / / /
14 / / / /
/ / / /
15 / / / / A l l a d d i t i o n a l i n f o r m a t i o n i s a v a l i a b l e i n t h e Readme . t x t
/ / / /
16 / / / / f i l e .
/ / / /
17 / / / /
/ / / /
18 / /
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
19 / / / /
/ / / /
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20 / / / / C o p y r i g h t (C) 2002 Autho r s
/ / / /
21 / / / /
/ / / /
22 / / / / Th i s s o u r c e f i l e may be used and d i s t r i b u t e d w i t h o u t
/ / / /
23 / / / / r e s t r i c t i o n p r o v i d e d t h a t t h i s c o p y r i g h t s t a t e m e n t i s n o t
/ / / /
24 / / / / removed from t h e f i l e and t h a t any d e r i v a t i v e work
c o n t a i n s / / / /
25 / / / / t h e o r i g i n a l c o p y r i g h t n o t i c e and t h e a s s o c i a t e d
d i s c l a i m e r . / / / /
26 / / / /
/ / / /
27 / / / / Th i s s o u r c e f i l e i s f r e e s o f t w a r e ; you can r e d i s t r i b u t e i t
/ / / /
28 / / / / and / o r modify i t unde r t h e t e r m s of t h e GNU L e s s e r G e n e r a l
/ / / /
29 / / / / P u b l i c L i c e n s e as p u b l i s h e d by t h e F ree S o f t w a r e
F o u n d a t i o n ; / / / /
30 / / / / e i t h e r v e r s i o n 2 . 1 o f t h e L icense , o r ( a t your o p t i o n ) any
/ / / /
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31 / / / / l a t e r v e r s i o n .
/ / / /
32 / / / /
/ / / /
33 / / / / Th i s s o u r c e i s d i s t r i b u t e d i n t h e hope t h a t i t w i l l be
/ / / /
34 / / / / u s e f u l , b u t WITHOUT ANY WARRANTY; w i t h o u t even t h e i m p l i e d
/ / / /
35 / / / / w a r r a n t y o f MERCHANTABILITY or FITNESS FOR A PARTICULAR
/ / / /
36 / / / / PURPOSE . See t h e GNU L e s s e r G e n e r a l P u b l i c L i c e n s e f o r
more / / / /
37 / / / / d e t a i l s .
/ / / /
38 / / / /
/ / / /
39 / / / / You s h o u l d have r e c e i v e d a copy of t h e GNU L e s s e r G e n e r a l
/ / / /
40 / / / / P u b l i c L i c e n s e a l o n g wi th t h i s s o u r c e ; i f not , download i t
/ / / /
41 / / / / from h t t p : / / www. o p e n c o r e s . o rg / l g p l . s h t m l
/ / / /
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42 / / / /
/ / / /
43 / /
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
44
45
46 module wb_master_model ( c lk , r s t , adr , d in , dout , cyc , s t b , we ,
s e l , ack , e r r , r t y ) ;
47
48 p a r a m e t e r dwid th = 3 2 ;
49 p a r a m e t e r aw id th = 3 2 ;
50
51 i n p u t c lk , r s t ;
52 o u t p u t [ aw id th −1:0] a d r ;
53 i n p u t [ dwid th −1:0] d i n ;
54 o u t p u t [ dwid th −1:0] dou t ;
55 o u t p u t cyc , s t b ;
56 o u t p u t we ;
57 o u t p u t [ dwid th / 8 −1:0] s e l ;
58 i n p u t ack , e r r , r t y ;
59
60 / / I n t e r n a l s i g n a l s
61 r e g [ aw id th −1:0] a d r ;
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62 r e g [ dwid th −1:0] dou t ;
63 r e g cyc , s t b ;
64 r e g we ;
65 r e g [ dwid th / 8 −1:0] s e l ;
66
67 r e g [ dwid th −1:0] q ;
68
69 / / Memory Logic
70 i n i t i a l
71 b e g i n
72 a d r = { aw id th {1 ’ bx } } ;
73 dou t = { dwid th {1 ’ bx } } ;
74 cyc = 1 ’ b0 ;
75 s t b = 1 ’ bx ;
76 we = 1 ’ hx ;
77 s e l = { dwid th / 8 { 1 ’ bx } } ;
78 / / # 1 ;
79 end
80
81 / / Wishbone w r i t e c y c l e
82 t a s k wb_wri te ;
83 i n p u t d e l a y ;
84 i n t e g e r d e l a y ;
85
86 i n p u t [ aw id th −1:0] a ;
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87 i n p u t [ dwid th −1:0] d ;
88
89 b e g i n
90
91 / / w a i t i n i t i a l d e l a y
92 r e p e a t ( d e l a y ) @( posedge c l k ) ;
93
94 / / a s s e r t wishbone s i g n a l
95 / / # 1 ;
96 a d r = a ;
97 dou t = d ;
98 cyc = 1 ’ b1 ;
99 s t b = 1 ’ b1 ;
100 we = 1 ’ b1 ;
101 s e l = { dwid th / 8 { 1 ’ b1 } } ;
102 @( posedge c l k ) ;
103
104 / / w a i t f o r acknowledge from s l a v e
105 w h i l e (~ ack ) @( posedge c l k ) ;
106
107 / / n e g a t e wishbone s i g n a l s
108 / / # 1 ;
109 cyc = 1 ’ b0 ;
110 s t b = 1 ’ bx ;
111 a d r = { aw id th {1 ’ bx } } ;
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112 dou t = { dwid th {1 ’ bx } } ;
113 we = 1 ’ hx ;
114 s e l = { dwid th / 8 { 1 ’ bx } } ;
115
116 end
117 e n d t a s k
118
119 / / Wishbone r e a d c y c l e
120 t a s k wb_read ;
121 i n p u t d e l a y ;
122 i n t e g e r d e l a y ;
123
124 i n p u t [ aw id th −1:0] a ;
125 o u t p u t [ dwid th −1:0] d ;
126
127 b e g i n
128
129 / / w a i t i n i t i a l d e l a y
130 r e p e a t ( d e l a y ) @( posedge c l k ) ;
131
132 / / / a s s e r t wishbone s i g n a l s
133 / / # 1 ;
134 a d r = a ;
135 dou t = { dwid th {1 ’ bx } } ;
136 cyc = 1 ’ b1 ;
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137 s t b = 1 ’ b1 ;
138 we = 1 ’ b0 ;
139 s e l = { dwid th / 8 { 1 ’ b1 } } ;
140 @( posedge c l k ) ;
141
142 / / w a i t f o r acknowledge from s l a v e
143 w h i l e (~ ack ) @( posedge c l k ) ;
144
145 / / n e g a t e wishbone s i g n a l s
146 / / # 1 ;
147 cyc = 1 ’ b0 ;
148 s t b = 1 ’ bx ;
149 a d r = { aw id th {1 ’ bx } } ;
150 dou t = { dwid th {1 ’ bx } } ;
151 we = 1 ’ hx ;
152 s e l = { dwid th / 8 { 1 ’ bx } } ;
153 d = d i n ;
154
155 end
156 e n d t a s k
157
158 / / Wishbone compare c y c l e ( r e a d d a t a from l o c a t i o n and
compare wi th e x p e c t e d d a t a )
159 t a s k wb_cmp ;
160 i n p u t d e l a y ;
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161 i n t e g e r d e l a y ;
162
163 i n p u t [ aw id th −1:0] a ;
164 i n p u t [ dwid th −1:0] d_exp ;
165
166 b e g i n
167 wb_read ( de lay , a , q ) ;
168
169 i f ( d_exp !== q )
170 $ d i s p l a y ( " Data compare e r r o r . Rece ived %h , e x p e c t e d %h a t
t ime %t " , q , d_exp , $ t ime ) ;
171 end
172 e n d t a s k
173
174 endmodule
